SIGNETICS 8080 EMULATOR MANUAL

TABLE OF CONTENTS

Foreword	3
Chapter 1 Introduction	5
General Bit Slice Architecture	
Chapter 2 Theory of Operation	9
Emulator Architecture Design Considerations The 8080 Emulator Pipeline Memory And I/O Controls Addressing Microcontrol Memory Microinstruction Format	11 12 13 13
Chapter 3 Signetics Microassembler	21
The Assembly Process The Microassembly Language Microassembly Language Statements	23
Chapter 4 8080 Emulator Kit Assembly	27
Kit Assembly Checkout Procedure	
Appendices	31
Appendix A 8080 Emulator Specifications Logic Diagram Parts List PC Board—Assembly Drawing PC Board Pin-Out and Signal Descriptions System Timing	32 36 37 39
Appendix B PROM Truth Tables Appendix C 8080 Emulator Instruction Set Appendix D S/N 3001 MCU and S/N 3002 CPE Data Sheets Appendix E Microcode Listing	55 63

FOREWORD

Despite the numerous advances in microprocessor technology, there still remain many technological niches that have not yet been filled. One example is a fast microprocessor with both the powerful instruction set and extensive software support that is provided with an MOS machine like the 8080

In recognition of this need, Signetics has developed an 8080 Emulator using its high speed Series 3000 microprocessor chip set. The Emulator significantly increases the speed of the 8080A system without costly redesign of system software. The Emulator is capable of achieving system speeds from two to nine times faster than the 8080A.

The Signetics 8080 Emulator bridges the gap between high-performance "custom built" bipolar CPUs and the slower, "off the shelf" MOS microprocessors. While the "custom built" bipolar machines are fast, their unique nature requires in-house development of an assembler and other support software. The MOS machines, on the other hand, offer assemblers, high-level languages, development systems and many other support features. They are, however, inherently slow. The Signetics 8080 Emulator offers the best of both worlds. It is an 8080 that runs at bipolar speeds.

To your system software, the Signetics 8080 Emulator looks just like the microcomputer it emulates. Except for timing loops, software that has been developed and debugged for an 8080 system will run directly on the 8080 Emulator.

In addition to providing industry with a Schottky-bipolar 8080 CPU system, the 8080 Emulator also gives Signetics an opportunity to present its Series 3000 microprocessor chip set in the light of a practical, accomplished design. Toward this end, this manual is more than just a reference guide for 8080 Emulator users. It also contains a wealth of information on the application, structure, and operation of bitslice processors. Basic microprogramming concepts are first introduced and then applied to the Emulator's design. This approach is designed to give the reader a basic understanding of bit-slice CPU design and microprogramming techniques.

This manual assumes that the reader has some experience with microprocessors, particularly the 8080 system. For a detailed description of the 8080, refer to the 8080 Microcomputer Systems User's Manual published by Intel Corporation.

FEATURES OF THE SIGNETICS 8080 EMULATOR

- Complete emulation of 7-chip 8080A CPU system
- Built with Signetics series 3000 Schottky microprocessor chip set
- Processor cycle times from 150ns to static
- · Microprogrammed architecture
- Implementation of entire 8080 instruction set
- Available microprogram space for user defined macro instructions
- Multiply and Divide macro instructions
- Automatic trap for undefined or illegal op-codes (machine enters wait state)
- Instruction execution 2 to 9 times faster than 8080A
- · Power on reset provided
- · Single phase clock provided
- · On board clock provided
- Single 5-volt supply operation
- Board dimensions and edge connector compatible with Intel's SBC 80 series
- Complete 8080 software compatibility (except for timing loops)

CHAPTER I INTRODUCTION

GENERAL

The Signetics 8080 Emulator is a bipolar Schottky microcomputer. Using the Signetics Series 3000 microprocessor chip set, a complete 8080A CPU system has been implemented. The Emulator replaces a system consisting of the 8080A microprocessor, the 8224 clock generator, the 8228 system controller, two 8226 bidirectional ports, and two 8212 bus drivers. A block diagram of the emulated system is shown in Figure 1.

The Signetics 8080 Emulator is a kit. A PC board, all of the necessary ICs and discrete components, and support documentation are provided. The Emulator kit can be assembled by a skilled technician in four to six hours using the assembly instructions presented in Chapter 4. All PROMs are preprogrammed.

BIT SLICE ARCHITECTURE

Advantages

The primary advantages in using bit slice architecture are:

- The availability of microprogrammable LSI components.
- The inherent speed advantage of these LSI components.
- 3. Design flexibility.

With microprogrammable LSIs, the system component count can be reduced to a manageable level, resulting in lower manufacturing costs and design simplification.

With LSI components capable of running at Schottky-bipolar speeds, it is possible to develop machines that will run with micro cycle times of less than 200 nanoseconds. Many applications require this high speed performance which cannot be achieved by MOS microprocessors.

An example of design flexibility is the ability to expand or contract the size of the microprogram both vertically and horizontally to fit the requirements of the particular application. Horizontal expansion is achieved by adding more control bits to the microinstruction word. Vertical expansion is achieved by adding microinstructions to the microprogram. Additional flexibility is provided by the cascadability of bit slice microprocessors such as the N3002. This feature makes expansion of the CPU word size possible.

Microprogrammed CPU

Construction of a bit-slice CPU requires the development of a microprogram. A microprogram is a series of microinstructions stored in PROM (control store). For a bit-slice, microprocessor-based design (such as the 8080 Emulator), all major building blocks are controlled directly or indirectly by a microinstruction. A series of predefined microinstructions is usually required to perform a useful function, such as the

8080 EMULATOR BLOCK DIAGRAM 02 8224 CLOCK GENERATOR & DRIVER SYNC READY RST STSTB 8228 SYSTEM CONTROLLER D7-D0 TWO 8226 TWO 8212 CONTROL BUS ADDRESS BUS DATA BUS Figure 1

adding of two operands and depositing the sum in a specific register. This kind of useful function is called a "macro instruction." In the case of the 8080 Emulator, all of the original 8080 instructions are macro instructions. The execution of each macro instruction is accomplished by one or more microinstructions, depending on the macro instruction's complexity.

A simplified structure of a microprogrammed CPU is illustrated in Figure 2. There are five major building blocks, namely:

- The Central Processing Section—This is the section where the actual logic and arithmetic operations are performed. Localized registers are available for temporary storage. This section can be implemented with the use of bit slice microprocessors such as the N3002. Cascading N3002s will yield the desired word length.
- Control Store—The Control Store consists of a group of storage devices, such as ROMs or PROMs (RAMs are used in the case of writable control store). It is here where the microprogram is stored.

The Control Store size can be varied in two ways:


Horizontally: By increasing or decreasing the number of bits in each microword, the number of

parallel hardware control operations will increase or decrease, respectively.

Vertically: By increasing or decreasing the number of microinstructions, the capability of the CPU will increase or decrease, accordingly.


It is possible to optimize the CPU design by optimizing the size (horizontally and vertically) of the Control Store. Total flexibility is achieved through the process of optimization in the Control Store.

- Microprogram Sequence Control—This function is implemented efficiently with the N3001.
 The N3001 controls and provides the address sequencing function for the Control Store. The address thus formed is called the "microprogram address."
- 4. Macro Instruction Decode Logic—This area performs the function of decoding the macro instruction that was fetched from main memory. As a result of the decode, an address is formed to access the Control Store (via the microprogram sequence control) at those locations which are required steps in the execution (macro decode is used throughout the instruction cycle).
- 5. Microinstruction Register—This register is commonly called a "Pipeline Register." Its key function is to hold a microinstruction so that concurrent execution of the present microinstruction and fetching of the next is possible. This architectural arrangement enhances the performance of a given technology.



As indicated in Figure 2, the microinstruction held in the Microinstruction Register provides control fields to control all of the major building blocks in this generalized CPU. All appropriate operations in the hardware are performed with the execution of a microinstruction.

A typical microinstruction is illustrated in Figure 3. In this example, a 40-bit-wide microword is assumed. If there is more logic to be controlled, more bits can be added. Each control field is defined in relation to a specific hardware element which is controlled by the bits emerging from the specific PROM location.



CHAPTER 2 THEORY OF OPERATION

EMULATOR ARCHITECTURE

The basic architectural organization of the 8080 Emulator is shown in Figure 4. It consists of the following three major sections:

- 1. The Micro-Control Section
- 2. The ALU and Register Section
- 3. The I/O and Memory Interface

A detailed description of each of the above sections is presented in this chapter.

Micro-Control Section

The overall control of the machine is provided by the micro-control section shown in Figure 4. This section is subdivided into the following functional blocks:

Micro-Control Memory

The microprogram is stored in six 512X8 Schottky PROMs. Thus, the microinstruction is 48 bits wide, and the microprogram can include 512 microinstructions. (Only 345 microinstructions are used to implement the 8080 instruction set.)

Micro Control Unit (N3001)

Micro control memory is addressed by the N3001 MCU. The MCU generates microprogram addresses based on the control information provided by the microprogram and the Instruction Decode PROM.

Instruction Decode PROM

The first microaddress of every microroutine is decoded from the macroinstruction's op code.

The conversion from op-code to N3001 address data is made by the Instruction Decode PROM.

Jump Control Logic

Conditional microprogram jumps based on the external control lines, Program Status Word (PSW) status, or microprogram status are implemented by the Jump Control Logic.

Pipeline Register

The Pipeline Register is a latch that allows one microinstruction to be executed while the next one is being fetched from the Micro Control Memory.

Register Control PROMs

The registers involved in any given microinstruction may be chosen by the microprogram

or the macro instruction's op code. The Register Control PROMs convert a microinstruction control field and the op code into a Register Group control field for each CPE array


The ALU and Register Section

The ALU and Register Section, shown in Figure 4, is the operational heart of the microcomputer. All of the computational work and data manipulation are performed in this section.

The ALU and Register Section is functionally divided into the following blocks:

CPE 3002 Array 1

Array 1 is an 8-bit ALU/Register file fabricated with four 3002 CPE 2-bit slices. The control inputs of each CPE slice are tied together so that the array behaves like a single 8-bit data processor. All arithmetic and logical functions are performed by the CPEs. They also contain the CPE's working registers.



CPE 3002 Array 2

Functionally equivalent to Array 1, Array 2 may operate independently, or be combined with Array 1 for 16-bit operations (e.g., macro address and stack pointer calculations).

ALU Input Multiplexer

Input data to both arrays is channeled through the ALU Input Multiplexer. Under microprogram control, the multiplexer selects from among data returned from external memory, data output from the arrays, and output from the Instruction Register. The data complement input controls the conditional complement circuit at the multiplexer output to effect either inverting or non-inverting data flow. Furthermore, the multiplexer allows the user to force the outputs to all ones (1) or all zeros (0), as desired.

Program Status Word Latch

The Program Status Word (PSW) for the 8080 Emulator is stored in the PSW Latch. The PSW Latch is connected to the M BUS input to Array 1. This provides the microprogram with access to the PSW for pushing onto the external stack.

PSW Multiplexer

The PSW Latch is loaded with data input from the PSW multiplexer. The PSW multiplexer selects between either current machine status or the Data Output Bus from the two arrays. The DO input facilitates a "pop" of the PSW off the external stack.

Mask PROM

The Mask PROM, addressed by the microprogram, contains 32 masks that are used for bit masking during execution of various microinstructions. The mask is presented to the CPE arrays on the I Bus.

Input/Output and Memory Interface

The last section of the 8080 Emulator to be considered is the I/O and Memory Interface shown in Figure 4. This section consists of the following blocks:

External Memory Address Register

The External Memory Address Register is a 16-bit latch. It laches the A Bus outputs of the combined CPE arrays, and presents this address to the high-speed bus drivers which drive the External Address Bus.

Tri-State Bus Transceiver

The Tri-State Bus Transceiver is an 8-bit bidirectional I/O device. This high-speed, high-current device drives the External Data Bus.

Instruction Register

The Instruction Register is an 8-bit latch which stores op codes that have entered the 8080 Emulator via the external Data Bus. The output of the Instruction Register addresses the Instruction Decode PROM, the Jump Control PROM, the op code Register Control PROM, and is available as an input to the ALU Input Multiplexer.

Control Signal Latch

The Control Signal Latch synchronizes external control signals input to the 8080 Emulator with the microprogram.

Control Signal PROM

By addressing the Control Signal PROM, the microprogram provides 8080 system interface signals to the outside world.

DESIGN CONSIDERATIONS

ALU Structure

The schematic for the 8080 Emulator is provided in Appendix A. The Arithmetic Logic Unit (ALU) is shown in Figure A-1. The ALU consists of two 8-bit arrays. Each array is an independent 8-bit ALU with an on board register file implemented with four N3002 CPEs. For operations requiring 16-bit processing, the two arrays are combined to form a single 16-bit ALU.

Each of the 8-bit ALUs has a carry lookahead generator which can generate a carry out of that ALU. For 16-bit operation, the outputs of the separate carry lookahead generators are fed into a third carry lookahead generator to produce a carry out of the 16-bit ALU. To facilitate 16-bit operation, the Carry Out of the low-order array must become the Carry In bit to the highorder array. This is accomplished by the same multiplexing scheme that controls the carry lookahead generators. The entire operation is controlled by the microinstruction with signals CS2, CS1, CS0, and DBY.

N3002 Bus Assignment

Data Out (DO) Bus

Each N3002 array has an 8-bit Data Out (DO) bus that is driven by the CPE's accumulator. The two tri-state buses are wire-OR'ed together and are controlled directly by the microcode with the ED1 signal. The selected Data Out Bus drives the ALU input multiplexer and the 8-bit output transceiver. All data presented to the External Data Bus is routed via the DO Bus.

A-BUS (Address Bus)

The Memory Address Bus Outputs from both CPE arrays are combined to form a 16-bit address for an external main memory (A₁₅-A₀). This combined 16-bit bus is latched into the external Memory Address Register. The external Memory Address Register drives three 8T97 Bus Drivers which, in turn, drive the Edge Connector and hence external memory.

K-BUS (Data Input Bus)

The K-Bus is the main data input path to the N3002 CPE arrays. This is an unconventional but effective way to use the K-Bus. Normally the K-Bus is used to mask values input to the ALU.

The 8080 Emulator's use of the K-Bus as a data input path allows data to be moved into an internal register without passing through the AC or T register. This feature is essential when the contents of both registers must be saved, as is often required by certain operations.

The K-Bus is driven by a complementing 3to-1 multiplexer. Controlled by the microinstruction, the K-Bus multiplexer can select any of the following:

- The Instruction Register contents (or complement).
- The external memory driven Data Bus (or complement).
- The ALU accumulator driven Data Out (DO) Bus (or complement).
- · A field of all ones (or zeros).

I-BUS (Mask Bus)

Normally, the I-Bus is used as the major data input path to the CPE array. For the 8080 Emulator design, however, the flexible nature of the I-Bus makes it suitable for inputting a mask to the CPE array. The masking (ANDing) operation occurs between the K-Bus and the I-Bus in the B multiplexer of the N3002 ALU.

Masking operations are required by four macro instructions: RST (Restart), DAA (Decimal Adjust Accumulator), MUL (Multiply) and DIV (Divide). The mask patterns for these operations are provided by a 32X8 PROM. The PROM is addressed by the microinstruction word. When one of the above instructions is not being executed, the mask PROM forces the I-Bus to all ones. Thus, when the I-Bus and the K-Bus are ANDed, the value on the K-Bus remains unchanged.

M-BUS (PSW Bus)

Normally, the M-Bus brings in data from an external main memory. Recall that for the 8080 Emulator, data from external main memory has been multiplexed onto the K-Bus. Thus relieved of its intended function, the M-Bus has been used to bring in the Program Status Word (PSW) to the low-order CPE array. The M-Bus inputs to the high-order array are not used and have been tied to the I-Bus inputs.

The PSW bus is made available to the CPE array for the PUSH PSW operation. Via the M-Bus, the CPE array accesses the PSW and pushes its current value onto the external stack, pre-allocated in main memory.

The Program Status Word bits are defined in Table 1.

FUNCTION BUS*

The N3002 CPE is controlled by a 7-bit field called the Function Bus. Each of the 8080 Emulator's 8-bit arrays is provided with a Function Bus.

The Function Bus is divided into two groups.

- The F-Group: Determines the ALU function to be performed.
- 2. The R-Group: Determines the registers involved.

NOTE

For a detailed description of the Function Bus, refer to the N3002 description in Appendix D.

BIT	MNEMONIC	NAME
D₀	CY	Carry
D_1	1	Logical one
D ₂	PRTY	Parity (Even)
D_3	0	Logical zero
D ₄	HC	Half carry (for BCD operations)
D_5	0	Logical zero
D ₆	ZERO	Result equals zero
D ₇	SIGN	MSB

Table 1 PROGRAM STATUS WORD BIT DEFINITIONS

N3002 REGISTER	ARRAY 2	ARRAY 1	
R0	В	С	
R1	D	E	
R2	Н	L	
R3	SPh	SPI	
R4	PCh	PCI	
R5	Not Used	Not Used	
R6	Not Used	Not Used	
R7	Not Used	Not Used	
R8	Not Used	Not Used	
R9	Working Storage	Working Storage	
Т	A	Ā	
AC	Working Accumulator	Working Accumulator	

NOTE

A: Accumulator SPh: High-order stack pointer address B, C, D, E, H, L: Working Registers PCI: Low-order program counter address SPI: Low-order stack pointer address PCh: High-order program counter address

Table 2 8080 REGISTER ASSIGNMENT

N3002 Register Assignment

The N3002 CPE has more registers than required for the emulation. The exact register assignment for the 8080 Emulator is shown in Table 2. The unused registers may be used for expansion purposes.

THE 8080 EMULATOR PIPELINES

General

Several advanced architectural techniques have been implemented in the 8080 Emulator. One of the most important of these is the concept of pipelining. Pipelining is a technique by which tasks that are normally accomplished in a serial fashion are performed in parallel. When implemented properly, pipelining can result in faster operation and better resource utilization.

In the 8080 Emulator design, the pipelining concept was implemented in two areas:

- A multi-level pipeline is used to handle the macro instruction fetching to ensure that the next three consecutive instructions are available locally in the CPU.
- A single-level pipeline is used to facilitate simultaneous execution of the current microinstruction and fetching of the next microinstruction.

The main advantage of this type of architecture is the resulting performance enhancement due to overlapping operations. Large scale computing machines, such as the IBM

360/195 and the CDC STAR, were implemented using similar concepts.

Basic Concepts

The 8080 Emulator provides two excellent examples of the pipelining technique. The serial processes to be performed in parallel are the fetch and execution of instructions (both micro and macro).

With a non-pipelined CPU design, the basic machine cycle is a serial process. As an example, Table 3 shows a series of machine cycles and their respective operations:

CYCLE X	CYCLE X+1	CYCLE X+2
Fetch Inst. N	Execute Inst. N	Fetch Inst. N+1
CYCLE X+3	CYCLE X+4	CYCLE X+5

Table 3 NON-PIPELINED MACHINE CYCLES

This type of serial machine must first fetch an instruction out of memory. Upon receipt of that instruction, execution of the instruction will take place (assuming instruction decode is part of the execution). Therefore, the whole procedure is a two-step serial operation.

The technique of pipelining is to overlap these two serial operations (i.e., the fetch and subsequent execution) into one simultaneous event, as illustrated in Table 4.

CYCLE Y	CYCLE Y+1	CYCLE Y+2
Fetch	Fetch	Fetch
Inst. N+1	Inst. N+2	Inst. N+3
Execute	Execute	Execute
Inst. N	Inst. N+1	Inst. N+2

Table 4 PIPELINED MACHINE CYCLES

The motivation for pipeline architecture is primarily to gain speed for a given solid state technology. The gain in speed is made possible by providing dedicated hardware, such as several levels of memory address registers and instruction registers. Therefore, the primary design consideration is the tradeoff between performance and cost.

The Micro Pipeline

The micro pipeline consists of:

- 1. Micro Control Memory (the microprogram)
- 2. A Pipeline Register

As soon as the microinstruction output from Micro Control Memory is stable, it is latched into the Pipeline Register. Once the microinstruction is latched into the Pipeline Register, it is presented as a collection of control fields to the various functional blocks of the 8080 Emulator. With the control fields thus established, execution of the microinstruction takes place. In the meantime, the next microaddress being formed by the N3001 MCU is addressing the next microinstruction. Thus, the micro pipeline is realized in that one microinstruction is executed while the next microinstruction is being accessed.

The Macro Pipeline

The Macro pipeline structure consists of the following four dedicated registers:

PC—16-Bit Program Counter residing in R4 iMAR—16-Bit Internal Memory Address Register eMAR—16-Bit External Memory Address Register

IR-8-Bit Instruction Register

The first three registers of the pipeline are used to maintain addresses that are eventually used to access the external main memory via the Emulator's Memory Address Bus. The last register, the Instruction Register, is used to store the op codes and data returned from memory via the 8080 Emulator's Data Bus.

The address in each of the first three registers is updated at the end of every macro instruction cycle. This operation is detailed in Table 5.

The basic operation of the macro pipeline is as follows: during any macro instruction cycle, for example, cycle (X+1), the (N)th instruction is exeucted, the (N+1)th instruction is fetched, and the iMAR and PC registers are updated.

During a jump or branch operation, the entire pipeline will be reinitiated to reflect the new address and its subsequent addresses

MEMORY AND I/O CONTROLS

The control signals for memory and I/O operations are generated by a PROM (82S123). These control signals include RTRAP, HLTA, INTA, IOW, IORI, MEMW, and MEMRI. Except for IORI and MEMRI, all of the above signals are presented directly to the outside world. IORI and MEMRI are strobed into separate flip-flops which output IOR and MEMR, respectively.

Figure 5 illustrates the memory and I/O control signal logic implementation. The associated PROM truth table is provided in Appendix B, Table B-4 (PROM U10). Note that only 16 addresses of the 82S123 are used. The high-order address bit A4 and chip enable (CE) are both tied to ground as shown in Figure 5.

The assignment of control signals for each bit of the PROM output is shown in Table 6.

ADDRESSING MICROCONTROL MEMORY

The Instruction Decode PROM

Each macro instruction (8080 instruction) is implemented by a sequence of microinstructions. The first microaddress of each microroutine is derived directly from the op code by the Instruction Decode PROM.

The op code fetched from external memory is latched into the Instruction Register. The Instruction Register then addresses the Instruction Decode PROM.

The outputs of the Instruction Decode PROM are loaded into the internal memory address register of the N3001 MCU via the \overline{PX} and \overline{SX} input buses. The N3001, under control of the microinstruction, will generate a corresponding address output on the MA₈₋₀ bus according to the format shown in Table 7.

When one or more microinstructions are shared by a group of macro instructions, the op code is saved in the Instruction Register and used again for a secondary decode.


The Instruction Decode PROM has 512 addressable locations. Two hundred and fifty-six locations are used for primary decode of 8080 instructions, Multiply, Divide, and user-defined macro instructions. The remaining 256 locations are used for secondary decodes. The microprogram enables the secondary half of the Instruction Decode PROM by setting the Secondary Jump (SJM) bit. The SJM bit, once latched into the pipeline register, becomes the most significant bit of the Instruction Decode PROM's address field. The secondary address, thus decoded, is loaded

	MACRO INSTRUCTION CYCLE		
	(X)	(X+1)	(X+2)
Instruction being executed	N-1	N	N+1
eMAR	N	N+1	N+2
iMAR	N+1	N+2	N+3
PC (R4)	N+2	N+3	N+4

Table 5 MACRO PIPELINE ADDRESS UPDATE SEQUENCE

B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	В,	B ₀
	RTRAP	HLTA	INTA	ĪŌW	IORI	MEMW	MEMRI
Most- Significant Bit (not used)							Least- Significant Bit

Table 6 ASSIGNMENT OF CONTROL SIGNALS



ADDRESS TO INSTRUCTION DECODE PROM	INPUT TO N3001	1	(MICROPROGRAM ADDRESS
IR ₍₇₋₀₎ and SJM	PX ₄ PX ₅ PX ₆ PX ₇ SX ₀ SX ₁ SX ₂ SX ₃	MA ₀ MA ₁ MA ₂ MA ₃ MA ₄ MA ₅ MA ₆ MA ₇ MA ₈	(set to zero)

Table 7 GENERATING ADDRESS OUTPUT ON THE MA8-0 BUS

into the N3001 to generate the microprogram's next address.

N3001 Address Control

Once the starting address for a microroutine has been determined by the Instruction Decode PROM and loaded onto the Microaddress (MA) Bus (via the N3001), all subsequent microaddresses in the routine are specified by the microinstructions. Each microinstruction generates an Address Control (AC) field for the N3001 MCU. The AC Bus determines what function the MCU will perform on the current address to

produce the next MA value. (For a detailed description of the AC functions, refer to the N3001 data sheet in Appendix D.)

Jumps required by the microprogram are implemented with supplemental control of the MA $_0$ and MA $_4$ bits. MA $_0$ is driven by a multiplexer that selects from among the MA $_0$ output of the N3001, Ready, and Hold. The Ready and Hold inputs are used to create dynamic wait loops while the microprogram is waiting for those signals. The MA $_4$ bit is an AND term of the N3001's MA $_4$ output and a control signal that goes false (thus forcing MA $_4$ to a logical zero) when both Interrupt Strobe (IST) and Hold are true.

Jumps required by the macro program are implemented by the Jump Control PROM (U-37). The Jump Control PROM is addressed by the 8080 Program Status Word bits \overline{Z} ero, \overline{C} arry, \overline{P} arity, \overline{S} ign; three bits of the Instruction Bus (IR₍₅₋₃₎); and SJM. The output of the Jump control PROM (1 bit) is OR ed with LD2 to generate the SX₃ input to the N3001 MCU. This feature allows conditional jumps to be executed when the Load function of the N3001 is performed.

MICROINSTRUCTION FORMAT

General

The microprogram is realized as a series of microinstructions. All microinstructions for the 8080 Emulator have the same format, namely, a 48-bit word consisting of the control fields shown in Figure 6.

To fully describe the functions of each one of these control fields, the following procedure has been adopted:

- A pictorial overview of the microword broken down into six groups of eight consecutive bits is presented. Field names and their control functions are briefly described.
- Detailed descriptions of all control fields are provided.

Microinstruction Control Field Descriptions

AC (7 bits) ADDRESS CONTROL

FIELD


The Address Control Field determines the jump function executed by the N3001 MCU. See Figure 7.


LD (1-bit) LOAD


Load enables the load function of the N3001 MCU. Load initiates a microroutine based on a primary or secondary decode of the instruction op-code (see SJM and LD2 and Figure 8).

CS (3 bits) CARRY SELECT CONTROL FIELD

This field controls the Carry In and Carry Out of the CPE arrays. Specifically, the Carry Select Control Field (see Figure 8):







- 1. Determines 8 or 16-bit operation.
- 2. Determines whether Carry In to the arrays is complemented or not.
- 3. Multiplexes the carry bits for shift operations.
- Controls the carry and half carry input to the Program Status Word register.

DBY (1-bit)

DOUBLE BYTE

DBY specifies the configuration of the carry lookahead logic. When DBY is high, the carry lookahead is computed for each 8-bit array individually. When DBY is low, the carry lookahead is computed over the 16-bit ALU. See Figure 8.

IST (1-bit)

INTERRUPT STROBE

This control bit enables the interrupt control circuitry for the 8080 Emulator. When IST is true, INT and HOLD are allowed to interrupt the N3001 MCU. See Figure 8.

IST goes true during the fetch cycle following all macro instructions except:

- 1. Enable Interrupt (EI)
- 2. Disable Interrupt (DI)
- 3. The Fetch of an Interrupt Vector

SJM (1-bit)

SECONDARY JUMP

This control bit addresses the Instruction Decode PROM. SJM thus divides Instruction Decode PROM into two fields. The first field is the primary jump field, while the second field is the secondary jump field. In many cases the primary decode defines a general class of instructions that share the same beginning micro routine. SJM then allows a secondary decode of the macro instruction that calls up the specific microroutine to complete execution of the macro instruction. See Figure 8


LD2 (1-bit)

LOAD 2

LD2 can force the SX3 input to the N3001 to go low. It gives the microprogram control of the jump destination when the Load function is used for microaddress generation. LD2 also permits an op-code decode into the second quadrant of micro control storage (locations 080₁₆ through 0FF₁₆). See Figure 8.

RRE (1-bit)

REGISTER ROM ENABLE



EXT (1-bit)

struction Bus. See Figure 8. EXTERNAL TEST

er the N3002 array register

group is specified by the

microprogram or the In-

External Test is a control bit that the microprogram activates when it is waiting for Ready to return from external memory or I/O. While the microprogram is waiting for Ready, it remains in the idle loop based on the value of MA0. MA0 is controlled by the MA0 multiplexer which is monitoring Ready. The MA0 multiplexer is switched between the value of Ready or the MCU output by the EXT signal. EXT also disables the HLDA signal and enables Ready addressing of the Control Signal PROM. See Figure 9.

CCR (1-bit)

CONDITIONAL CLOCK READY

This control bit is used in the dynamic wait loop used for external memory and I/O interfacing. When the microprogram is waiting for Ready to go negative true, this bit disables the clock to both Array 1 and Array 2. Thus disabled, the contents and status of the CPE arrays remains undisturbed until the requested data is ready for processing (see EXT). See Figure 9.

NC1 (1-bit)

NO CLOCK ARRAY 1

This signal disables the clock to Array 1. With this bit, the microprogram can selectively enable or disable Array 1. See Figure 9.

NC2 (1-bit)

NO CLOCK ARRAY 2

This signal is identical to NC1 but operates on Array 2. See Figure 9.

SWPA (3 bits)

STATUS WORD PROM ADDRESS

This control field provides three bits of the 4-bit address field for the Control Signal PROM. It also provides for the output of the following status signals: RTRAP, HLTA, INTA, IOW, IOR, MEMW, and MEMR. The fourth bit of the address, EXT. Ready, disables all of the above seven output status signals. See Figure 9.

IER (1-bit)

INTERRUPT ENABLE

This signal controls the

Interrupt Enable signal (INTE) by allowing a one or a zero to be written into it from the Flag Output signal (FO). See Figure 9.

KS (3 bits) K-BUS SELECT

This field controls the origin of the data for the main input bus to the ALU arrays (K-Bus) (See Figure 10).

K0 (000) = AII 0's

KD (001) = ALU Data Out

KM (010) = Memory Data

KIR (011) = Instruction Register

K1 (100) = All 1's

KND (101) = Complemented ALU

Data Out

KNM (110) = Comple-

mented Memory Data

KNIR (111) = Complemented Instruction

Register

ED1 (1-bit) ENABLE DATA 1

The Data Out buses of the two ALU arrays are tied together into one 8-bit bus. ED1 determines which CPE array will drive this bus. ED1 low enables array 1 data; ED1 high enables array 2 data. See Figure 10.

FRW (1-bit) FLAG REGISTER WRITE

The newly calculated Zero, Parity and Sign flag bits are loaded into the Program Status Word (PSW) latch with this control signal. See Figure 10.

ADL (1-bit) ADDRESS LOAD

This 1-bit control loads the external memory address register from the memory address register internal to the N3002 CPE arrays. This address is then used to access memory or I/O. See Figure 10.


IRW (1-bit) INSTRUCTION REGISTER WRITE


Data input over the bidirectional data bus is loaded into the instruction register with this control line. [Active upon termination of Memory Read (MEMR), Input-Output Read (IOR), and while receiving the interrupt vector (INTA)]. See Figure 10.

DOE (1-bit) DATA OUT ENABLE

Enables ALU data output onto the bidirectional data bus during Memory Write (MEMW) and Input-Output Write (IOW) operations. See Figure 10.

RGP (5 bits) REGISTER GROUP CONTROL FIELD





The Register Group Control Field input to each CPE array is generated by two Register Control PROMs (see Figure 11):

- The op code Register Control PROM
- 2. The Microcode Register Control PROM

The PROM controlled directly by the microinstruction is the Microcode Register Control PROM. The address for this PROM is the RGP control field. The RGP field addresses 32 pairs of Register Group control fields (one for each array). For macro instructions that call for specific 8080 registers, the output of the Microcode Register Control PROM is combined with the output from the op code Register Control PROM. Addressed by the Instruction Register Bus, the op code Register Control PROM's output is wire OR'ed with the Microcode Register Control PROM's output. This Register Group control field generation scheme is illustrated in Figure 12.

IMB (3 bits)

I MASK BUS CONTROL FIELD


The I Bus is generated by the I Mask PROM. This 32X8 PROM, an 82S123, is addressed by the 3-bit I Mask Bus control field in conjunction with the carry bit and the half carry bit. The I bus output from the I Mask PROM is logically AND'ed with the K-Bus or used as an addend to N3002 registers. See Figure 12.


FGP (4 bits)

FUNCTION GROUP CONTROL FIELD

The 3-bit Function Group (F-6, F-5, and F-4) input to each array is determined by this field (see Figure 13). Table 7 details how each Function Group is generated.

Separate F-5 control bits allow the two arrays to perform separate ALU functions during the same microcycle. This feature results in significant microinstruction savings in terms of microinstructions required to accomplish a specific task. See Figure 13.





FGP	F GR	AY 2	
CONTROL	F-6	F-4	
F-6	X		
F1-5			
F2-5		X	
F-4			X

FGP	F GROUP ARRAY 1		
CONTROL	F-6	F-5	F-4
F-6	Х		
F1-5		Х	
F2-5			
F-4			Х

NOTE

(X indicates where each of the four signals is used).

Table 7 F GROUP GENERATION

FI (2 bits) FLAG INPUT CONTROL FIELD

Determines how the Z Flag and the C Flag of the N3001 MCU are loaded with data from the Flag Input (FI). Either one or both of the flags may be set to the value of FI. Alternatively, both flags may be held constant. See Figure 13.

FO (2 bits) FLAG OUTPUT CONTROL

Controls the Flag Output (FO) of the N3001 MCU. FO may reflect the current value of either the Z Flag or the C Flag. FO may also be forced to a logical one or zero. See Figure 13.

IMPLEMENTING 8080 INSTRUCTIONS— A DETAILED EXAMPLE

Implementing the MOV A,H Instruction

The MOV A,H instruction transfers the contents of register H to the Accumulator (without affecting the condition flags). Execution of this macro instruction by the

A FLOWCHART FOR THE MOV A,H INSTRUCTION ADDR 007₁₆ Fetch Macro instruction; Sample Interrupt. Sample Ready Signal. READY? NO YES ADDR 006₁₆ Decode Macro instruction; Update Macro pipeline (PC, iMAR, eMAR) **Primary Jump Selection** ADDR 03A₁₆ Execute MOV A,H by moving H to Working AC. Execution of other instructions Execute MOV A,H by moving ADDR 07F₁₆ Working AC to 8080 Accumulator; Fetch Macro instruction; sample Interrupt; sample Ready Signal. NO READY? YES Figure 14

8080 Emulator requires fetching of the op code from main memory and then moving the contents of R2 of Array 2 to the T register of both arrays 1 and 2 (A \leftarrow H). A simplified flowchart of the microroutine is shown in Figure 14. A detailed description of the operation is described below.

THE FETCH

Every microroutine returns the microprogram to microaddress 006_{16} . However, until Ready is returned from external memory (indicating valid data on the Data Bus), the microinstruction actually being executed is located at 007_{16} . This is because MA0 is driven by a multiplexer which, in fetch sequences, is routing ReadyQ to the MA0 line. Until Ready goes true, the microprogram executes 007_{16} . Microinstruction 007_{16} is illustrated in Figure 15.

First note that the Address Control (AC) field specifies a jump to current row (Row 0), Column 6. But, as long as the Ready line is false, the microinstruction will jump to itself. This is the dynamic wait loop for Ready.

While this single microinstruction loop at 007₁₆ is being executed, IRW will repeatedly latch the Data Bus into the Instruction Register. EXT is enabling Ready to control MAO, and IST is enabling the interrupt logic.

When Ready goes true, the microprogram moves on to 006₁₆. Microinstruction 006₁₆ is presented in Figure 15.

Microinstruction 006₁₆ performs two basic functions.

- 1. Maintains the microaddress pipeline.
- Translates the op-code into a beginning address for the MOV microroutine.

If it is assumed that the MOV A,H instruction was fetched from macro memory location N, then the current status of the macro pipeline is as follows:

LOCATION		CONTENTS
PC (R4)	=	N+2
3002 MAR	=	N+1
Ext MAR	=	N

Microinstruction 006₁₆ must update the pipeline to:

LOCATION		CONTENTS
PC (R4)	=	N+3
3002 MAR	=	N+2
Ext MAR	=	N+1

The PC (R4) is updated by performing a double byte increment on R4. The requisite microinstruction control fields are:

°°DBY Places the CPE array in the 16-bit operand

MICROCODE LISTING FOR MOV, A,H																								
ADDR FO	FI FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	cs	LD	AC	; COMMEN
(ØØ7H):	NOP		RFF		IRW				K1						EXT				IST		NAN		JCR(006H	; FETCH
(≸∮ 6H):FF1	LMI		R44			ADL			K 1									SJM		DBY	AN	LD	JPX	; FETCH
(Ø3AH): FF1	ILR		R33						K1							RRE					NAN	LD		;
Ø7FH) : FF1	LDI		REE		IRW				KD						EXT				IST		AN		JZR06;MO	V A, (B,D,H)
											Figur	e 15												

mode.

- °°FF1 Forces a one to be output on the N3001 FO pin.
- ° AN Directs the value of FO to the Cl input of the double array uncomplemented.
- °°R44 Selects register R4 of both arrays 1 and 2.
- °°K1 Forces the negative true K-Bus to all ones.
- °°LM1 Forces the ALU function to be performed by the double byte array.

The functional equations for LMI are:

MAR - Rn and Rn - Rn + Cl.

For a functional description of N3002 microfunctions, refer to Appendix D.

Given the conditions listed above, these equations become:

MAR
$$\leftarrow$$
 R₄ and R₄ \leftarrow R₄ + 1.

The first equation takes place on the first half of the microcycle. This moves the old PC value, N+2, into the N3002 MAR. During the second half of the microcycle, the second equation is executed, updating the PC to N+3.

The last macro pipeline maintenance function, moving the old N3002 MAR value (N+1) into the external MAR, is accomplished at the very beginning of the microcycle by ADL. ADL latches the 16-bit array's AB Bus into the external MAR.

The second major task to be accomplished during microinstruction 006_{16} is to direct the microprogram to the MOV microroutine. This is done by using the Instruction Decode PROM output $(03A_{16})$ as a beginning address to the two word execution program which accomplishes the MOV A,H Macro.

The op code joins with the $\overline{\text{SJM}}$ bit to address the Instruction Decode PROM. In the present case this value addresses C5₁₆ (Truth Table for Instruction Decode PROM in Appendix B) which becomes the $\overline{\text{PX}}$ and $\overline{\text{SX}}$ inputs to the N3001, which, in turn, becomes the next microaddress as follows:

INSTRUCTION DECODI PROM ADDRESS	1	3001 OUTPUT		
SJM, IR _(7,0)	X ₍₇₋₄₎ , 5X ₍₃₋ 1C5 ₁₆	03A ₁₆		

For MOV A,H, the 006₁₆ microinstruction determines the next microaddress to be:


$$MA_8 - MA_0 = 03A_{16}$$

At address $03A_{16}$ (Figure 15) the actual execution of the Move instruction begins. Microinstruction $03A_{16}$ accomplishes two

Microinstruction 03A₁₆ accomplishes two major tasks:

- 1. Moves R2(16) to AC, the working accumulator,
- 2. Determines Secondary Jump Destination.

The intermediate move to the Working Accumulator AC is affected by the microinstruction fields:



- °°FF1 Forces a one on the N3001's FO pin.
- °°NANComplements FO and delivers it as CI to both arrays.
- °°K1 Forces K-Bus to all ones.
- °°R33 Selects Register 3 for each array.
- °° ILR CPE function to move R3 to AC.

The functional equation of ILR is:

Rn, AC
$$\leftarrow$$
 Rn + Cl.
where \overline{Cl} is false under the control of \overline{FO} .

The microinstruction located at $03A_{16}$ executes the first intermediary move (AC \leftarrow Rn) for a large group of macro instructions.

The op code controls the two low-order bits of the Register Group inputs with the op code Register Control PROM, which is addressed by the Instruction Register. RRE enables this PROM. The two high-order bits of both array's Register Groups are provided by the microinstruction addressed Micro Code Register Control PROM as always. This approach is presented in Figure 17.

As indicated by the microcode listing for $03A_{16}$, the two 4-bit fields output by the microinstruction to the Microcode Register Control PROM are 3_{16} and 3_{16} . Note that the two low-order bits of each array's R Group are pulled up. With this arrangement, the op code Register Control PROM outputs may go low if so directed by the Instruction Bus.

Referring to Appendix B for the truth tables for the two Register Control PROMs (Tables 2 and 5), we find that for MOV A,H:

	ARRAY 1	ARRAY 2
Register Selected	R0 (C)	R2 (H)

Thus, ILR resolves to:

$$AC_2$$
, $R2(H) \leftarrow R2(H)$, in array 2

which is the desired result. (The R0 selection for Array 1 is a default condition, and the resulting move, $AC_1 \leftarrow R0(C)$, is ignored.)

The op code controls the next microaddress because $03A_{16}$ activates the Load signal. The same op code addresses the Instruction Decode PROM as in the previous microinstruction with the notable exception of the Secondary Jump (SJM) bit. At the end of the last microinstruction (006₁₆), SJM was latched. Now the active SJM signal selects the secondary jump half of the Instruction Decode PROM. The following address derivation results:

3001 OUTPUT	3001 INPUT	INSTRUCTION DECODE PROM ADDRESS						
MA ₍₈₋₀₎ ← 07F ₁₆ ←		SX ₍₃₋₀₎ ←	← SJM, IR ₍₇₋₀₎ 0, 83 ₁₆					

That is, the secondary jump has directed the microprogram to location 07F₁₆ (Figure 15).

Microinstruction 07F₁₆ has two major tasks:

- 1. Complete the move (A ← AC).
- Return the microprogram to 006₁₆ if Ready is low or else to 007₁₆.

The move is completed with the microinstruction fields:

- °°FF1 FO ← 1
- °°AN CI ← FO for both arrays.
- °°REE Selects the T register of both arrays.
- ° KD Selects the Data Out of the arrays as input to the K-Bus.
- °° ED1 By default (ED2) selects Array 2 as source of Data Out Bus.
- °°LDI CPE function.

The functional equation for LDI is:

$$T \leftarrow (I \quad K) - 1 + CI$$
.

Since CI to both arrays is a one, the last two terms cancel.

The I-Bus has been forced to all ones, which leaves the K-Bus unaltered. As the K-Bus is being driven by the DO Bus of the high-order array, the LDI function actually performed looks like:

T (8080 Acc) \leftarrow DO₂ (containing the value of H).

Thus, LDI completes the functional execution of MOV A,H. All that remains is to return the microprogram to its Fetch cycle (006_{16}). $07F_{16}$ has already enabled the fetch signals:

- °°EXT Selects ReadyQ as source for MA₀.
- °°IRW Latches external Data Bus into Instruction
 Register.
- °°IST Enables interrupt acknowledge logic.

With the signals on the previous page already active for one microcycle, Ready may be returned immediately, and the microprogram may proceed directly to 006_{16} . If Ready is not returned immediately, the next microinstruction executed will be 007_{16} , and the microprogram will wait for the external memory to respond with the next op code.

A summary of the MOV A,H macro instructions is presented in Figure 15 in the form of a microcode listing.

CHAPTER 3 SIGNETICS MICROASSEMBLER

THE ASSEMBLY PROCESS

The basic purpose of an assembler is to translate a microprogram written in symbolic assembly language into executable binary form. The assembly language provides a convenient form for symbolically expressing the microprogram using mnemonics, symbols, and delimiters. A microprogram coded in assembly language is easier to implement and easier to understand, and the assembly language text provides an important documentation element for the microprogram. The assembly language form of the microprogram is known as the source program. The binary form of the microprogram which is produced by the assembler can be loaded directly onto the appropriate PROMs, ROMs and RAMs for execution. The binary form of the microprogram is known as the object program.

The assembly language form of a microprogram consists of a sequence of statements. Each assembly statement requests a specific action from the assembler. A statement may specify microinstructions or data for the object program, define symbols used in other statements, define instruction fields and special mnemonics known as "microps" for use in microinstruction statements, or control other aspects of the assembly, such as listing and object generation, listing spacing, and page headings.

The assembler processes the assembly language source program and produces a binary object program. The object program is a format suitable for PROM, ROM, etc., loaders and programmers. The input to the assembler is the source program. The output of the assembler is the object program and a listing. The assembly listing contains source and object information and serves as the primary documentation of the microprogram.

THE MICROASSEMBLY LANGUAGE

Introduction

The microassembly language is a symbolic language for microprogramming. A microprogram is coded as a sequence of microassembly language statements. This set of statements is input for the microassembler and is known as the source microprogram. The allowable microassembly statements, their structure (syntax) and their meaning or function (semantics) are described in subsequent sections.

The source program input to the microassembler consists of a file of records in character format. The placement of statements on source records is free-form, that is, the meaning of statement elements is not tied to their position in the record. Several records may be used for a single statement or several statements may be placed on a single record. The standard source record

length for the microassembler is 80 characters.

Assembly Language Elements

Each microassembly statement consists of characters grouped into microassembly language elements. The basic elements of the language are symbols, numbers (numeric constants), quoted strings, and delimiters (special characters). These basic elements are combined into expressions, operands, statement labels, statement bodies, statements and blocks.

Symbols

Symbols are 1-to-28 characters long and consist of alphabetic characters, numeric characters, and the special character, at sign (@). The first character of a symbol must be alphabetic or an at sign. Symbols are used for reserved words and for names. Reserved words are special symbols used to identify statements and statement operands. Symbols are used as names for the following program information:

- · Values, addresses
- · Fields in microinstructions
- Microps
- Memory Blocks

These symbols are used to name user information in the source program and are defined and given values with the appropriate assembly language statements.

Self-Defining Constants

Self-defining constants are used to specify constant values. The value of a self-defining constant is determined from its representation. Self-defining constants may be any number of characters in length, but the first character must be a numeric character or a quote. Two types of self-defining constants are used: numeric and character constants.

Numeric Constants

The first character of a numeric self-defining constant is always a numeric character (0 through 9). The numeric constant has the following format: "nnnnr". "r" is an alphabetic character which defines the valid characters for "nnnn" and defines the radix of the constant, as follows:

B— Binary, "nnnn" characters are 0 and 1.
O or Q—Octal, "nnnn" characters are 0 through 7.
D— Decimal, "nnnn" characters are 0 through 9.

H— Hexadecimal, "nnnn" characters are 0 through 9, A through F. A through F represent values 10 through 15, respectively.

If "r" is omitted, the radix of the constant is D (decimal). A hexadecimal constant may contain alphabetic characters, but the first character must be numeric. This can be accomplished by adding leading zeros as required.

Character Constants

The character self-defining constant is a string of ASCII characters enclosed in

quotes. The first and last characters of a character constant must be a quote ('). A quote within a character string is represented by two quotes. The binary value of a character constant is determined by converting each character to 8-bit ASCII (7-bit ASCII with a high-order zero bit appended).

Expressions

Self-defining constants and symbols which name values and addresses may be combined with operators into expressions to compute values. The operators are the special characters: + (add) and - (subtract).

The operands of each operator may be a symbol or a constant. In addition, an expression operand may be a sub-expression enclosed in parentheses. The subtract operator (-) may be used as the first character of an expression indicating that the negative value of the operand following the operator is to be used. An expression operand may also be a reference to the current location counter. The assembler location counter is defined below under data statements. The location counter is referenced with the special character: \$ (dollar sign).

Expressions may be used anywhere in a statement where a value is required. Expressions are used to specify the absolute location of microinstructions, the value of a symbol, the length of an instruction field, the value of an instruction field, etc.

Statements

The basic elements of the microassembly language are combined to form expressions, expression lists, and operands. These are combined to form statements. Statements are the primary language structure of the microassembly language.

Each statement is a command to the microassembler. A statement tells the microassembler to perform a specific action, such as, define a field in a microinstruction, name a value with a symbol, establish a memory block, or specify data to be placed in the object file. The source input to the microassembly is a sequence of statements that request actions by the microassembler. The ultimate purpose of these actions is the production of the listing and object files.

Statements are placed on the source records in free format. They may begin anywhere on a record and may occupy several successive records. Blanks may be interspersed anywhere except within symbols and numeric constants. Each statement is terminated by a semicolon (;). The next statement begins at the semicolon, terminating the previous statement. Multiple statements may be placed on one record.

Comments may also be interspersed within statements. Comments are enclosed in double quotes. The first and last characters of a comment must be a double quote (").

Within the double quotes, any character may be used except the double quote. Comments may be placed anywhere a blank may be used.

The function of each assembly language statement is described in the next section.

MICROASSEMBLY LANGUAGE STATEMENTS

Data Statements

The primary microassembly language statements are data statements. These statements produce the object program. Each statement specifies object data for one or more words of the object memory chips. There are two types of data statements, the DCL and the microinstruction statement. The DCL statement specifies a single binary value for one or more object words. The microinstruction statement specifies data in instruction format for object memory.

A data statement may specify the object address for its data, or the assembler location counter may be used. The assembler location counter provides for linear assignment of addresses. A data statement which doesn't specify an object address is assigned the current location counter value as an address, and the location counter is incremented by the length of the data. Subsequent data statements will be assigned to successive memory addresses.

When the object address is specified in a data statement, it must be the first operand of the statement. It has the following format:

```
( <expression>):
```

The value of the expression is the object address for the data statement.

Data statements may also be labeled. The value of a symbol naming a data statement is the object address of the data. Label symbols must follow the object address operand (if any). They are specified with the following format:

```
<symbol>
```

A DCL statement specifies an object data value as a single expression. The number of object memory words (if more than 1) to be used for the value may also be specified in the DCL statement. If the object value is not specified in the DCL statement, the statement reserves memory space and does not produce object data.

The microinstruction statement specifies object instructions. The body of the microinstruction statement is a list of operands. Microinstruction operands assign values to instruction fields

The format of object instructions is defined using definition statements. These are described below. An instruction format is divided into bit fields. A microinstruction statement specifies an object instruction by assigning values to the fields of the instruction.

The values are assigned to fields with field assign operands. A field assign operand has the following format:

<field-name> = <expression>

The value of the expression is assigned to the named instruction field.

In addition to field assign operands, an operand of a microinstruction statement may also be a reference to a microp. Microps are defined using definition statements. A microp is a shorthand method of assigning values to fields.

When the microp is defined, a list of field assign operands are specified. When the microp is referenced in a microinstruction statement, these pre-defined field assignments are made. A reference to a microp consists of the microp name.

Microps may also have arguments. The arguments are a list of expressions separated by commas. The argument list (if any) follows the microp name and is enclosed in parentheses. The argument values are used in the field assign expressions of the microp.

Memory Block Statements

Preceding any data statements in the source program is the PROGRAM statement. The PROGRAM statement specifies the length of the object memory word and the maximum number of object words in the microprogram. The PROGRAM statement also initializes the assembler location counter to zeros. The PROGRAM statement defines a block of object memory and gives the block a name. The subsequent data statements specify data for the memory. A memory block is terminated by a PRO-GRAM statement for a second block of memory or the END statement. The END statement is always the last statement of the source program.

Definition Statements

All definition statements must precede the memory block statements. There are two types of definition statements, the microp statement and instruction definition statements. A microp statement defines a microp.

An instruction format is defined with a set of statements in the following format:

```
<instruction-statement> ;
<field-statement> ;
<field-statement> ;
.
```

END INSTRUCTION;

The instruction statement specifies the width of instruction in bits. The field statement names each field and specifies the field width. Fields are assigned to successive bits in the instruction beginning at the high-order (leftmost) bit. A field statement may also specify a default value. The default value is assigned to the field when no value

is assigned in a microinstruction statement.

Directive Statements

EQU Statement

The EQU statement defines symbols and assigns values to them. A symbol defined in an EQU statement may be used as an operand in an expression.

SET Statement

The SET statement is similar to an EQU statement in that it assigns a value to symbols. The difference is that values of symbols defined in SET statements may be redefined by subsequent SET statements. EQU symbols may not be redefined.

ORG Statement

The ORG statement sets the assembler location counter to a new value (address).

OBJECT Statement

The OBJECT statement allows or suppresses output of the object program by the assembler

LIST Statement

The LIST statement allows or suppresses listing output of the assembler. It also may suppress listing of object information while allowing listing of source information.

SPACE Statement

The SPACE statement generates blank lines (spaces) in the listing output of the assembler.

EJECT Statement

The EJECT statement causes a new page with page headings in the listing output of the assembler.

TITLE Statement

The TITLE statement specifies user text to be placed in the page heading of the listing output. The TITLE statement also causes a new page with the updated page heading.

Using the Microassembler

The microassembler is composed of two separate programs written in FORTRAN: the microassembly program and the microformat program. The microassembly program has one input file and two output files. The input file for the microassembly program is the source program. The two output files are the assembly listing file and the intermediate object file. The listing file includes a cross-reference listing of all symbols in the source program. The object file contains the object program in an intermediate object output from the microassembly program is input to the microformat program.

The microformat program has two input files and two output files. The two input files are intermediate object files from the microassembly program and a file of control statements. The two output files are the loadable object file and a listing of the control input to the microformat program. The microformat program control statements specify the format of the loadable

object output of the microformat program. The format of the loadable object can be tailored for the programmer or loader which is to be used for the memory chips. The loadable object will be in proper format for input to a PROM, ROM, RAM loader/programmer. The control statements also specify allocation of instruction fields to individual memory chips, inversion of fields and separate output for each PROM.

The microassembly program and the microformat program are written in ANSI FORTRAN and may be compiled and executed on any computer system supporting standard FORTRAN. These programs will also be available on the NCSS, TYMSHARE, and General Electric timesharing services. For a detailed description of the microassembler, refer to the Signetics Microassembler Mannal

Signetics 25

CHAPTER 4 8080 EMULATOR KIT ASSEMBLY

KIT ASSEMBLY

The following checklist is provided to aid the technician in an orderly assembly of the 8080 Emulator. Please refer to Parts List and Assembly Drawing in Appendix A.

- A. Inventory the parts against the parts list.
- B. Install supplied integrated circuit sockets as follows:
 - 5 each 16-pin sockets at U10, U17, U24, U30 and U37.
 - 7 each 24-pin sockets at U2, U4, U5, U6, U7, U8, and U29.
 - 3. 8 each 28-pin sockets at U31, U32, U38, U39, U43, U44, U51 and U53.
 - 4. 1 each 40-pin socket at U12.
 - (Additional sockets may be installed to enhance the ease of checkout.)
- C. Install discrete components (resistors, capacitors, diodes) being careful to observe proper polarity on C1, CR1, CR2 and the three 22uf bypass capacitors.
- D. Install integrated circuits U1 through U61 with pin 1 toward the U5 end of the PC board.
- E. Install clock jumper to pads 1, 2 and 3 located between U1 and U9.

- For internal clock, connect a jumper between pads 1 and 2.
- 2. For external clock (from P1 pin 31), connect a jumper between pads 2 and 3.

CHECKOUT PROCEDURE

- A. The first step in checkout is to provide the 8080 Emulator with an external memory. A suggested approach is to place a PROM containing a diagnostic program at the bottom of the 16K memory space (that is, beginning at address 0000₁₆). The 82S115 (512X8) Schottky PROM is ideal for this purpose. Complete checkout also requires that some RAM be provided. The 82S09 (64X9) RAM is suggested as it enables the 8080 Emulator to run at full speed while minimizing the checkout hardware required. The placement of RAM within the memory space is not critical but it must correspond to the RAM reference addresses contained in the diagnostic program. (Note: Remember that the Address and Data Buses are negative true logic.)
- B. With the clock jumper wired for external


- clocking, a pulse generator may be used as the clock input to edge connector P1 (pin 31). This allows the system clock to be adjusted from one-shot operation to the maximum clock frequency of 6.6Mhz (for minimum positive and negative pulse widths, refer to the Electrical Specifications in Appendix A).
- C. When power is applied to the Emulator, the Power On Reset circuit forces the microprogram to either microaddress 1FF or 1FE. Both 1FF and 1FE send the microprogram to an initializing routine. The Power On Reset microroutine fetches a macro instruction from address 0000₁₆ in external memory.
- D. The execution of macro instructions returned from external memory can be traced by following the microinstruction sequences as presented in the microcode listing (Appendix E). The location of the microprogram is determined by the value of the MA Bus. Monitoring the MA Bus with a logic analyzer may prove very helpful in debugging any assembly errors.


APPENDICES


signetics

APPENDIX A 8080 EMULATOR SPECIFICATIONS


LOGIC DIAGRAM







LOGIC DIAGRAM (Cont'd)




PARTS LIST


	T	LIST OF MATERIALS	
QNT	PART NUMBER	DESCRIPTION	NO.
5	ICN-163-S3	Socket, IC, 16-Pin (Robinson Nugent)	51
7	ICN-246-S4	Socket, IC, 24-Pin (Robinson Nugent) 2	50
2	CM04ED200J03	CAP, FXD, MICA, 500V, 5%, 20pF (Sprague)	49
1	1	RES, FXD, CMPSN, $1/4$ W, 10%, 200K Ω	48
1	D566S2B15M	CAP, FXD, TANT EL, 15V, 10%, 56μ F (Dickson)	47
3	DI0GS2B15M	f (Dickson) , TANT EL, 15V, 20%, 22μF (Dickson)	46
20	5021ES50RD104M	, CER, 50V, $^{+80}_{-20}$ %, 0.1 μ F, (Emcon)	45
1	CM05CD030D03		44
1	CM05CD030D03	CAP, FXD, MICA, 500V, ±1/2pF, 3pF (Sprague)	43
2	1N270	Diode, Germanium	42
1	Selected	RES, FXD®	41
1	Selected	RES, FXD	40
5		RES, FXD, CMPSN, 1/4W, 10%, 1000Ω	39
1	CDP-16-02-102K	Resistor Network (DIP) 1KΩ (Dale)	38
1	CSP-10E-01-102K	Resistor Network (SIP) 1KΩ (Dale)	37
1	Spare	Integrated Circuit	36
1	82S126-U37	A A	35
1	82S126-U30		34
1	82S123-U24		33
1	82S123-U10		32
1	82S115-U29		31
1	♣ -U8		30
1	-U7		29
1	-U6		28
1	U5		27
1	♥ -U4		26
1	82S115-U2		25
3	8T97		24
2	8T28		23
3	DM8613		21
3 1	8263 82S23-U17		20
1	N74S280A		19
3	N74S182B		18
11	N74S174B		17
2	N74S157B		16
1	N74S157B N74S153B		15
1	N74S133B		14
1	N743133B N74123AB		13
2	N7475B		12
1	N74S10A		11
1	N74S08A		10
3	N74S04A		9
1	N74S02A	·	8
1	N7400A		7
8	N3002XL	* *	6
1	N3001I	Integrated Circuit	5
8	ICN-286-S4	Socket, IC, 28-Pin (Robinson Nugent)	4
1	ICN-406-S4	Socket, IC, 40-Pin (Robinson Nugent)	3
REF	,	User Manual 🖾	2
1		Printed Wiring Board 🖾	1
	1		I

NOTES (See references to notes in Figure A-2)

For internal clock, Jumper #1 to #2. For internal clock, Jumper #2 to #3.
Use sockets as necessary for PROMs and LSI parts: items number 5, 6, 20, 25 through 35.
Resistor value selected for appropriate timing.

ITEM 40 (R1)	ITEM 41 (R2)	
3.1ΚΩ	4.3KΩ	
3.1812	4.3KII	





PC BOARD PIN-OUT AND SIGNAL DESCRIPTIONS Mating Edge Connectors

The 8080 Emulator communicates with other system modules via an 86-pin double-sided edge connector (P1). (See Table A-1) This edge connector will accept any of the following mating connectors:

- 1. CDC VPBO1E43A000A1
- 2. Microplastics MP-0156-43-BW-4 or
- 3. ARCO AE 443WP1.

Signal Description

ADDRESS BUS

ADDRESS BUS
The Address Bus provides

addressability of up to 65K of memory. $\overline{A}_{(7-0)}$ are used to access I/O PORT. The

Address Bus is driven by tri-state bus drivers. (\overline{A}_0 = LSB)

 $\overline{D}_{(7-0)}$ bidi- DATA BUS

The Data Bus is an 8-bit bidirectional bus used to transmit/receive information to/from memory or an I/O PORT. $(\overline{D}_0 = LSB)$

READY input READY

rectional

Ready is returned to the CPU by the memory or I/O port to indicate that requested data is valid on the Data Bus. Ready is used to synchronize the 8080 Emulator with slower memory and I/O devices. During a fetch cycle, the CPU idles

in a dynamic wait loop until Ready is returned.

HOLD input HOLD

Hold is a request for external control of the 8080 Emulator's Address and Data Buses. When Hold is activated, the CPU finishes the current instruction, fetches the next instruction, and then enters the Hold state. During the Hold state, the 8080 Emulator's Address and Data Buses are placed in the high impedance state and interrupt requests are ignored. Hold is recognized when the CPU is in the Halt state. See Figure A-3.

	T	COMPO	NENT SIDE		CIRCU	IT SIDE
	PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION
	1	GND	Signal GND	2	GND	Signal GND
	3	VCC	+5VDC	4	VCC	+5VDC
POWER	5	VCC	+5VDC	6	VCC	+5VDC
SUPPLIES	7	*		8	*	- · · -
	j 9	*		10	*	
	11	GND	Signal GND	12	GND	Signal GND
	13	*		14	RESET	Initialize
	15	HOLD		16	*	
	17	HLDA	Hold Ack.	18	*	
	19	MEMR	Mem Read Cmd.	20	MEMW	Mem Write Cmd
	21	ĪŌR	I/O Read Cmd.	22	ĪŌŴ	I/O Write Cmd.
BUS	23	READY	XFER Ack.	24	*	
CONTROLS	25	*		26		Spare
JOHTHOLS	27	BUSEN	Bus Enable	28	INTA	Interrupt Ack.
	29	ĪST	Interrupt Strobe	30	HLTA	Halt Ack.
	31	CLK	Clock	32	RTRAP	Illegal Opcode Sig.
	33	*		34	INTE	Interrupt Enable
	35	*		36	*	
INTERRUPTS	37	*		38	*	
	39	*		40	*	
	41	*		42	ĪNT	Interrupt Request
	43	A14		44	A15	
	45	A12		46	A13	
	47	A10		48	A11	Address
ADDRESS	49	A8	Address	50	A9	Bus
	51	A6	Bus	52	A7	
	53	A4		54	A5	
	55	A2		56	A3	
	57	ĀØ		58	A1	
	59	*		60	*	
	61	*		62	*	
_	63	. *		64	*	
DATA	65	*		66	*	
	67	D6		68	<u>D7</u>	
	69	D4	Data Bus	70	D5	Data Bus
	71	D2		72	D 3	
	73	DØ		74	D1	
	75	GND	Signal GND	76	GND	Signal GND
	77	*	0.9	78	*	g
POWER	79	*		80	*	
SUPPLIES	81	VCC	+5VDC	82	vcc	+5VDC
· - · L	83	VCC	+5VDC	84	VCC	+5VDC
	85	GND	Signal GND	86	GND	Signal GND
		4,10	Oignai GiviD	00	GIAD	Oignal Give

Table A-1 PIN ASSIGNMENTS FOR CONNECTOR P1

^{*}Used by Intel MDS System.

IOR output

INPUT/OUTPUT READ

IOR designates a CPU request for data from an I/O device. IOR indicates that the low-order eight bits of the Address Bus are valid and that the Data Bus is in an input mode. See Figure

IOW output

INPUT/OUTPUT WRITE

IOW signifies that the CPU wishes to write data to an I/O port. IOW indicates that the low-order eight bits of the Address Bus (A₍₇₋₀₎ are valid and that the Data Bus is in an output mode. See Figure A-5.

INT input

INTERRUPT

INT is a system interrupt request. It is recognized at the end of the instruction cycle when IST is active. INT is ignored if the CPU is in the Hold state or if the Interrupt Enable (INTE) flip-flop is reset. See Figure

INTE output

A-6.
INTERRUPT ENABLE

INTE reflects the current status of the INTE flip-flop. The INTE flip-flop may be set and reset by the E1 and D1 instructions, respectively. The INTE flip-flop is reset by an interrupt request or a system reset. See Figure A-6.

INTA output

INTERRUPT ACKNOWLEDGE

INTA indicates CPU acknowledgment of an interrupt request. INTA is used to gate a Restart instruction onto the Data Bus. See Figure A-6.

IST output

INTERRUPT STROBE

IST indicates that the last microcycle of the current instruction is being executed, and that the CPU will recognize interrupt requests (providing the INTE flip-flop is set). See Figure A-6

HLTA output

HALT ACKNOWLEDGE

HLTA indicates that the CPU has entered the Halt state. See Figure A-7.

BUSEN input


BUS ENABLE


When active, both the Address Bus and Data Bus are enabled; when deactivated, both buses are placed in a high-impedance state.


HLDA output


HOLD ACKNOWLEDGE


HLDA indicates that the 8080 Emulator has entered the Hold state.











RESET input

RESET

RESET clears the program counter and resets both the INTE and HLDA flip-flops. Reset must be active for at least one clock period to insure CPU acknowledgment. See Figure A-8.

MEMR output MEMORY READ

MEMR designates a CPU request for memory data. MEMR indicates that the Address Bus is valid and that the Data Bus is in an input mode. See Figure A-9.

MEMW output MEMORY WRITE

MEMW signifies that the CPU wishes to write data into memory. MEMW indicates that the Address Bus is valid and that the Data Bus is in an output mode. See Figure A-10.

RTRAP output RTRAP

RTRAP indicates that an illegal op code has been received. When RTRAP is detected, the CPU will enter the Halt state.

8080 EMULATOR SYSTEM **TIMING**

The 8080 Emulator is a completely synchronous logic system. All signals input to and output from the Emulator are referenced to the system clock. The system clock is a simple single phase clock. The frequency of the clock determines the execution speeds of the various instructions (providing the CPU doesn't have to wait for slow memory or I/O). As long as the minimum time requirements for the positive and negative portions of the clock are met, there are no restrictions on frequency or duty cycle.

Figures A-3 through A-10 detail the relationship between the system clock and system interface signals for each of the basic machine operations.

ELECTRICAL SPECIFICATIONS

Electrical Characteristics


• Power Supply Requirement User provided power supply should have the following ratings:


 $V_{CC} = 5V \pm 5\%$; 5 Amps.

Clock Frequency

6.6MHz (max)


	MIN	MAX
tPWH	100ns	8
tPWL	50ns	8





Electrical Characteristics for Input and Output Signals

Table A-2 shows where to obtain electrical characteristics data for output drivers and input receivers.



SIGNAL NAMES	INPUT OR OUTPUT	DEVICE TYPE	REFERENCE (BY VENDOR NAME)
BUSEN	Input	7400	Signetics Data Manual
XCLK*	Input	74S04	Signetics Data Manual
	Output	74123	Signetics Data Manual
RTRAP	Output	82S123	Signetics Data Manual
HLTA	Output	82S123	Signetics Data Manual
INTA	Output	82S123	Signetics Data Manual
IOW	Output	82S123	Signetics Data Manual
MEMW	Output	82S123	Signetics Data Manual
RESET	Input	74S174	Signetics Data Manual
INT	Input	74S174	Signetics Data Manual
HOLD	Input	74S174	Signetics Data Manual
READY	Input	74S174	Signetics Data Manual
<u></u> □ □ □ □ □ □ □ □ □ □ □ □ □	Input and Output	8T28	Signetics Data Manual
A15-A0	Output	8T97	Signetics Data Manual
MEMR	Output	8T97	Signetics Data Manual
IOR	Output	8T97	Signetics Data Manual
INTE	Output	DM8613	National Semiconductor Digital Manual

^{*}NOTE

XCLK is a clock signal which can be provided by the user (input) or generated internally (output) via jumper options as shown in assembly drawing. (Figure A-2)

Table A-2 ELECTRICAL CHARACTERISTICS FOR INPUT AND OUTPUT SIGNALS

Signetics 43

APPENDIX B PROM TRUTH TABLES

The 8080 Emulator makes extensive use of PROM based design techniques. The 8080 op codes are translated into a starting address for microroutines by a PROM (address mapping); fields of the microinstruction address control PROMs (control field

expansion); jump decisions based on status conditions are made by a PROM (random logic decode); and the microprogram itself resides in PROM (program storage).

While PROM design techniques greatly sim-

plify a system's schematic diagram, they add another element to its documentation package. This element is the PROM truth table. Appendix B presents the truth tables for each of the 8080 Emulator's PROMs.

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	Lower order 4-bit address (0_{16}-F_{16})
1	0 0 0 0 1 1 0 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0	0 0 0 1 0 1 1 1 0 1 1 0 1 0 1 0 1	0 0 0 1 1 1 1 1 0 0 1 1 0 1	0 0 0 1 0 1 1 1 0 1 0 1 1 0 1 1 0 0 1	0 0 0 1 0 1 1 1 1 0 0 0 1 1 0 0 1	0 0 0 1 1 1 1 0 0 1 1 1 0	0 0 0 1 0 1 1 1 1 0 0 1 0 1	0 0 0 1 0 1 1 1 0 1 0 1 0 1 1 0 1	0 0 0 1 0 1 1 1 1 0 1 0 1 0 1 0	0 0 0 1 1 0 1 1 1 0 1 0 1 0 1 1 0 1 1 0 0 1	0 0 0 1 0 1 1 1 1 0 0 1 1 1 0 0 1 1 0 1	0 0 0 1 0 1 1 1 0 1 0 1 1 0 1 1 0 1 0 1	0 0 0 1 0 1 1 1 1 0 0 1 0 0 1 1 0 0 1	0 0 0 1 0 1 1 1 0 0 1 1 0 0 1	0 0 0 1 0 1 1 1 1 0 0 1 0 1 0 1	0 0 0 1 0 1 1 1 0 1 0 1 0 1 0 1	256 preprogrammed 4-bit data patterns represented in hex characters.

Table B-1 CONDITIONAL JUMP CONTROL PROM

LOCATION U37 DEVICE TYPE Signetics 82S126 (256 words X 4-bit PROM)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	Lower order 4-bit address (0 ₁₆ -F ₁₆)
0	0	0	0	0	0	0	Α	0	0	0	0	0	0	0	0	0	1
1 1	0	0	0	0	Α	0	Α	0	0	0	Α	0	Α	0	Α	0	
2	0	0	0	0	0	0	0	0	0	0	5	0	0	0	5	0	
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
4	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
5	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
6	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	
7	0	0	2	8	1	4	0	0	0	0	2	8	1	4	0	0	256 preprogrammed 4-bit data
8	0	Α	2	8	1	4	0	0	Α	0	2	8	1	4	0	0	patterns represented in hex
9	2	2	0	Α	1	6	0	2	8	8	Α	0	9	4	8	0	characters.
A	1	1	2	9	0	5	0	1	4	4	6	8	5	0	4	0	
В	0	0	2	8	1	4	0	0	Ŏ.	0	2	8	1	4	0	0	
C	0	0	0	0	F	0	F	0	0 /	0	0	0	F	0	F	0	
D	0	2	2	2	Α	Α	Α	0	0	8	8	8	Α	Α	Α	0	
E	0	1	1	1	5	5	5	0	0	\ 4	4	4	5	5	5	0	•
F	0	0	0	0	0	0	0	0	0	\0	0	0	0	0	0	0	J
																	•
Higher order 4-bit address (0 ₁₆ -F ₁₆)											_	— Fc	r exa	ampl		ddres ata =	ess = A8 = 4

Table B-2 OP CODE REGISTER CONTROL PROM

LOCATION U30 DEVICE TYPE Signetics 82S126 (256 words X 4 bits PROM)

ADDRESS	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	}	Lower order 4-bit address (0 ₁₆ -F ₁₆)
0 1 Higher order					99 99		FF FF		00 00	BF BF	FF		99	C7	FF	00	}	32 preprogrammed 8-bit data patterns represented in hex characters.
1-bit address	!										~FO	rexa	mpie		idres ita =	s = 19 BF		

Table B-3 I-BUS MASK PROM

LOCATION U24 DEVICE TYPE 82S123 (32 words X 8 bits)

ADDRESS	0		2											_		
0		9F	DF	EF	F7	FB	FD	FE	FF							
1 1	FF															

Table B-4 MEMORY AND I/O CONTROL PROM

LOCATION U10 DEVICE TYPE Signetics 82S123 (32 words X 4 bits)

ADDRESS	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	00	11	22	33	44	55	66	77	88	99	AA	ВВ	СС	DD	EE	FF
1 1	3C	СЗ	СВ	CF	AC	3D	D3	00	00	00	00	DC	CD	FΕ	EF	FF

Table B-5 MICROCODE REGISTER CONTROL PROM

LOCATION U17 DEVICE TYPE Signetics 82S23




Table B-6 PARTIAL MICROCODE

LOCATION U4 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

000 001 002 003 004	8-7	7,6-5,4-1 FI F 1	. 6	3-6, 5-1	8,	7, 6,	5, FRW E	4,		7-5, SW PA			. 1	8, 7, 	6,	5,	_		i, 7-	1		
000 001 002 003	0 FF 7B FB	1 EF			4			 ED1 KS	S IER	SW PA	NC2 N	C1 CCI	EXT	RRE LI	 02 SJM	IST	DBY	cs	LD AC			
000 001 002 003	FF 7B FB	EF	2	3	4	5																
001 002 003	7B FB						6	7	8	9	A	В	С	D	E	F		/	4-bit	er orde addre 5 - F ₁₆	ss	
005 006 007 008 009 00A 00B 00C 00D 00E 00F 010 011 012 013 014 015 016 017 018 019 01A 01B 01C 01D 01E	FF FF 00 E3 F7 FB EB E3 FF F3 FF 00 00 00 00 00 EF	7	EB FB FD 7B F3 F7 FF 00 00 F3 F3 EB EB F7 F7 E3 F3 EB F1 F3 00 00 00 00 00 00 00 00 00 00 00 00 00	EB	EFBCFF3 FFF003FFF3 FFBEBBF3 FF1 FFBF1 00 00 00 00 00 00 00 00 00 00 00 00 00	EF BC 63 E2 FF D0 B5 FF FF B0 00 B7 FF FF B0 00 B0 00 00 00 00 00 00 00 00 00 00	D3 EBC FB7 FF FF O0 E37 FF FF TF BEB FF FF O0 O0 O0 O0 O0 OF FF FF	EFBDFFFFF000FB3FFBC37FBFF00B00000000FFFFF	E3 EB FB FF 00 E3 FF FF FB EB FF FB FF	F3 EB FF FF FF FF FF FF FF FF FB FB FF F7 FF FF FB FB FF F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7	BF E3 FD FF FF FF FF FF FF FF FF FF FF FF FF	DF 67 FB FF 7F C 00 FF 3 FF FF 60 FF 1 00 00 00 00 00 00 00 00 00 00 00 00 0	00 E3 FC FF	00 F C F F F F F F F F F F F F F F F F F	00 7F FC F3 FF D7 D6B 00 FF FF FF FF F7 D3 00 F1 FB 00 00 00 00 00 FB	00 F3 FD F8 FF FB	333333333333333333333333333333333333333	F	or exam		Addres Data =	
5-bit address (00 ₁₆ - 1F ₁₆)	51	2 pre	eprog	gramı	med	8-bit	data	patt	erns	repr	esen	ted i	n he	x cha	ıracte	ers.	•					

Table B-7 PARTIAL MICROCODE

LOCATION U6 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)




Table B-8 PARTIAL MICROCODE

LOCATION U5 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)




Table B-9 PARTIAL MICROCODE

LOCATION U2 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)




Table B-10 PARTIAL MICROCODE

LOCATION U8 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)




Table B-11 PARTIAL MICROCODE

LOCATION U7 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

000
$(00_{16}^{-1}F_{16})$

Table B-12 INSTRUCTION DECODE PROM (PRIMARY AND SECONDARY DECODES)

LOCATION U29 DEVICE TYPE Signetics 82S115 (512 words X 8-bit PROM)

APPENDIX C 8080 EMULATOR INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- Data Transfer Group-move data between registers or between memory and registers
- Arithmetic Group-add, subtract, increment or decrement data in registers or in memory
- Logical Group-AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- Branch Group—conditional and unconditional jump instructions, subroutine call instructions and return instructions
- Stack, I/O and Machine Control Groupincludes I/O instructions, as well as instructions for maintaining the stack and internal control flags.

Instruction and Data Formats

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory. The 8080 can directly address up to 65,536 bytes of memory, which may consist of both readonly memory (ROM) elements and randomaccess memory (RAM) elements (read/ write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:

DATA WORD

D ₇	D_6	D ₅	l _{D₄}	I_{D_3}	T D ₂	T _{D1}	T_{D_0}
MSB							LSB

When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 0 is referred to as the Least Significant Bit (LSB), and BIT 7 (of an 8 bit number) is referred to as the Most Significant Bit (MSB).

The 8080 program instructions may be one. two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.

Single Byte Instructions

	D_7	1	I	Τ	Τ	Τ	I_{D_0}	Op Code
	Twe	o-B	yte	Ins	stru	ctic	ons	
Byte One	D ₇ I	T	1	1	Τ	Τ	I_{D_0}	Op Code
Byte Two	D ₇ I	Τ	1	T	T	Т	I_{D_0}	Data or Address
	Thr	ee-l	3yt	e Ir	str	uct	ions	
Byte One	D_7	1	Τ	Τ	T	Т	T_{D_0}	Op Code
Byte Two	D_7	I	1	Т		ı	I_{D_0}	Data
Byte Three	D ₇ I	T	Т	T	T	T	D₀	or Address

Addressing Modes

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

 Direct Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the loworder bits of the address are in byte 2, the high-order bits in byte 3).

 Register The instruction specifies the register or register-pair in which the data is located.

 Register Indirect

instruction specifies a register-pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).

 Immediate The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant

byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

Direct

The branch instruction contains the address of the next instruction to be executed. (Except for the "RST" instruction, byte 2 contains the low-order address and byte 3 the high-order address.)

Register indirect

The branch instruction indicates a register-pair which contains the address of the next instruction to be excuted. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field; program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

Condition Flags

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set"

by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, if affects it in the following manner:

Zero: If the result of an instruction has the

value 0, this flag is set; otherwise it is

reset.

Sign: If the most significant bit of the result of the operation has the value 1, this

flag is set; otherwise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (that is, if

the result has even parity), this flag is set; otherwise it is reset (that is, if the

result has odd parity).

If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set;

otherwise it is reset.

Auxiliary

Carry:

r.r1.r2

Carry:

If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

Symbols and Abbreviations

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

YMBOLS	MEANING

accumulator Register A

addr 16-bit address quantity data 8-bit data quantity

data 16 16-bit data quantity byte 2 The second byte of the instruction byte 3 The third byte of the instruction 8-bit address of an I/O device port

One of the registers A,B,C,D,E,H,L DDD,SSS The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD =

destination, SSS = source):

DD or SSS	REGISTER NAME
111	Α
000	В
001	С
010	D
011	Ε
100	Н
101	ł.

One of the register pairs: rp

B represents the B,C pair with B as the high-order register and C as the low-order register:

D represents the D,E, pair with D as the high-order register and E as the

low-order register;

H represents the H,L pair with H as the high-order register and L as the low-order register;

SP represents the 16-bit stack

pointer register.

RP

The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rh The first (high-order) register of a designated register pair.

rl The second (low-order) register of a designated register pair.

PC 16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).

SP 16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).

r_m Bit m of the register r (bits are number 7 through 0 from left to right).

Z,S,P,CY,AC The condition flags:

Zero, Sign, Parity, Carry,

and Auxiliary Carry, respectively.

() The contents of the memory location or registers enclosed in the parentheses.

"Is transferred to"
 Λ Logical AND
 ∀ Exclusive OR
 V Inclusive OR
 + Addition

Two's complement subtraction

Multiplication

"Is exchanged with"

The one's complement (e.g., (A))
 The restart number 0 through 7
 NNN The binary representation 000 through 111 for restart number 0 through 7 respectively.

Description Format

The following pages provide a detailed description of the instruction set of the 8080. Each instruction is described in the following manner:

- The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
- 2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
- The next line(s) contain a symbolic description of the operation of the instruction.
- 4. This is followed by a narative description of the operation of the instruction.
- The following line(s) contain the binary fields and patterns that comprise the machine instruction.
- 6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)

 $(r1) \leftarrow (r2)$

The content of register r2 is moved to register r1


0	1 1	D	D	ΤD	s	1 S	I _S

Addressing: register Flags: none

MOV r, M (Move from memory)

 $(r) \leftarrow ((H) (L))$

The content of the memory location, whose address is in registers H and L, is moved to register r.




Addressing: reg. indirect Flags: none

MOV M, r (Move to memory)

 $((H)(L)) \leftarrow (r)$

The content of register r is moved to the memory location whose address is in registers H and L.




Addressing: reg. indirect Flags: none

MVI r, data (Move Immediate)

 $(r) \leftarrow (byte 2)$

The content of byte 2 of the instruction is moved to register r.




Addressing: immediate Flags: none

MVI M, data (Move to memory immediate)

((H) (L)) ← (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.




Addressing: immed./reg. indirect

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.




Addressing: immediate Flags: none

LDA addr (Load Accumulator direct)

 $(A) \leftarrow ((byte 3) (byte 2))$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.




Addressing: direct Flags: none

STA addr (Store Accumulator direct)

 $((byte 3) (byte 2)) \leftarrow (A)$

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.




Addressing: direct Flags: none

LHLD addr (Load H and L direct)

 $(L) \leftarrow ((byte 3) (byte 2))$

(H) \leftarrow ((byte 3) (byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.




Addressing: direct Flags: none

SHLD addr (Store H and L direct)

((byte 3) (byte 2)) - (L)

((byte 3) (byte 2) + 1) \leftarrow (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Addressing: direct Flags: none

LDAX rp (Load accumulator indirect)

 $(A) \leftarrow ((rp))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.




Addressing: reg. indirect Flags: none

STAX rp (Store accumulator indirect)

 $((r)) \leftarrow (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.




Addressing: Flags:

req. indirect

XCHG (Exchange H and L with D and E)

(H)(D) (L) (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Addressing: register Flags:

none

Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

 $(A) \leftarrow (A) + (r)$

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.




Flags:

Addressing: register Z,S,P,CY,AC

ADD M (Add memory)

 $(A) \leftarrow (A) + ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Flags:

Addressing: reg. indirect Z.S.P.CY.AC

ADI data (Add immediate)

 $(A) \leftarrow (A) + (byte 2)$

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.




Addressing: Flags:

immediate Z,S,P,CY,AC

ADC r (Add Register with carry)

 $(A) \leftarrow (A) + (r) + (CY)$

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Addressing: register Z,S,P,CY,AC Flags:

ADC M (Add memory with carry)

 $(A) \leftarrow (A) + ((H) (L)) + (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.

		_		_		_		_		_		-		
1	1 0	1	0	ı	0	ŀ	1	1	1	i	1	1	0	


Addressing: reg. indirect Flags:

Z,S,P,CY,AC

ACI data (Add immediate with carry)

 $(A) \leftarrow (A) + (byte 2) + (CY)$

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.



Addressing:

Flags:

immediate Z,S,P,CY,AC

SUB r (Subtract Register)

 $(A) \leftarrow (A) - (r)$

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.


1	0	0	1	0	s	s	s

Flags:

Addressing: register Z,S,P,CY,AC

SUB M (Subtract memory)

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumu-




Flags:

Addressing: reg. indirect Z.S.P.CY.AC

SUI data (Subtract immediate)

 $(A) \leftarrow (A) - (byte 2)$

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.




Flags:

Addressing: immediate Z,S,P,CY,AC

SBB r (Subtract Register with borrow)

 $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Addressing:


Flags:

register Z,S,P,CY,AC

SBB M (Subtract memory with borrow)

 $(A) \leftarrow (A) - ((H) (L)) - (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Addressing: reg. indirect Flags: Z,S,P,CY,AC

SBI data (Subtract immediate with borrow)

 $(A) \leftarrow (A) - (byte 2) - (CY)$

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Addressing: Flags:

immediate Z,S,P,CY,AC

INR r (Increment Register)

 $(r) \leftarrow (r) + 1$

The content of register r is incremented by one. Note: All condition flags except CY are affected.




Addressing: Flags:

register Z,S,P,AC

INR M (Increment memory)

 $((H)(L)) \leftarrow ((H)(L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.




Flags:

Addressing: reg. indirect Z,S,P,AC

DCR r (Decrement Register)

 $(R) \leftarrow (r) - 1$

The content of register r is decremented by one. Note: All condition flags except CY are affected.



Addressing:

reaister

Flags:

Z,S,P,AC

DCR M (Decrement memory)

 $((H) (L)) \leftarrow ((H) (L)) - 1$

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.




Addressing: reg. indirect Flags: Z,S,P,AC

INX rp (Increment register pair)

(rh) (rl) - (rh) (rl) + 1

The content of the register pair rp is incremented by one. Note: No condition flags are affected.




Addressing: register Flags: none

DCX rp (Decrement register pair)

 $(rh)(rl) \leftarrow (rh)(rl) - 1$

The content of the register pair rp is decremented by one. Note: No condition flags are affected.




Addressing: register Flags: none

DAD rp (Add register pair to H and L)

 $(H) (L) \leftarrow (H) (L) + (rh) (rl)$

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.




Addressing: register Flags: CY

DAA (Decimal Adjust Accumulator)

The 8-bit number in the accumulator is adjusted to form two 4-bit Binary-Coded-Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

Note: All flags are affected.



Logical Group


This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)

 $(A) \leftarrow (A) \wedge (r)$

The content of register r is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.




Addressing: register Flags: Z,S,P,CY,AC

ANA M (AND memory)

 $(A) \leftarrow (A) \quad ((H) (L))$

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.




Addressing: reg. indirect Flags: Z,S,P,CY,AC

ANI data (AND immediate)

 $(A) \leftarrow (A)$ (byte 2)

The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: immediate Flags: Z,S,P,CY,AC

XRA r (Exclusive-OR Register)

 $(A) \leftarrow (A)$ (r)

The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: register Flags: Z,S,P,CY,AC

XRA M (Exclusive-OR Memory)

 $(A) \leftarrow (A) ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: reg. indirect Flags: Z,S,P,CY,AC

XRI data (Exclusive-OR immediate)

(A) - (A) (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: immediate Flags: Z,S,P,CY,AC

ORA r (OR Register)

 $(A) \leftarrow (A)$ (r)

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: register Flags: Z,S,P,CY,AC

ORA M (OR memory)

 $(A) \leftarrow (A) \qquad ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Addressing: reg. indirect Flags: Z,S,P,CY,AC

ORI data (OR immediate)

 $(A) \leftarrow (A)$ (byte 2)

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared




Addressing: immediate Flags: Z,S,P,CY,AC

CMP r (Compare Register)

(A) - (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).




Addressing: register Flags: Z,S,P,CY,AC

CMP M (Compare memory)

(A) - ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The con-

dition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).




Addressing: Flags:

reg. indirect Z,S,P,CY,AC

CPI data (Compare immediate)

(A) - (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Addressing: Flags:


immediate Z,S,P,CY,AC

RLC (Rotate left)

$$(An+1) \leftarrow (An); (A_0) \leftarrow (A_7)$$

(C) $\leftarrow (A_7)$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




Flags:

RRC (Rotate right)

$$(An) \leftarrow (An-1); (A_7) \leftarrow (A_0)$$

 $(CY) \leftarrow (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.




Flags:

RAL (Rotate left through carry)

$$(An+1) \leftarrow (An); (CY) \leftarrow (A_7)$$

 $(A_0) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Flags:


CY

RAR (Rotate right through carry)

$$(An) \leftarrow (An+1); (CY) \leftarrow (A_0)$$

 $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.




Flags:

CY

CMA (Complement accumulator)

 $(A) \leftarrow (A)$

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.




Flags:

CMC (Complement carry)

 $(CY) \leftarrow (CY)$

The CY flag is complemented. No other flags are affected.




Flags:

CY

STC (Set carry)

(Cy) - 1

The CY flag is set to 1. No other flags are affected.



Flags: CY

Branch Group

This group of instructions alters normal sequential program flow.

Condition flags are not affected by any instruction in this group.


The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	ccc
NZ — not zero (Z = 0)	000
Z — zero (Z = 1)	001
NC — no carry (CY = 0)	010
C — carry (CY = 1)	011
PO — parity odd (P = 0)	100
PE — parity even (P = 1)	101
P — plus (S = 0)	110
M — minus (S = 1)	111

JMP addr (Jump)

(PC) ← (byte 3) (byte 2)

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



immediate

none


Addressing: Flags:

Jcondition addr (Conditional jump)

If (CCC),

 $(PC) \leftarrow (byte 3) (byte 2)$

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.



Addressing: immediate Flags: none


CALL addr (Call)

 $((SP) - 1) \leftarrow (PCH)$ $((SP) - 2) \leftarrow (PCL)$

 $(SP) \leftarrow (SP) - 2$

 $(PC) \leftarrow (byte 3) (byte 2)$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.



Addressing: immediate/reg. indirect

Flags: none

Ccondition addr (Condition call)


If (CCC),

 $((SP) - 1) \leftarrow (PCH)$ $((SP) - 2) \leftarrow (PCL)$

 $(SP) \leftarrow (SP) - 2$

(PC) ← (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially



immediate/reg. indirect Addressina:


Flags: none

RET (Return)

 $(PCL) \leftarrow ((SP));$ $(PCH) \leftarrow ((SP) + 1);$ $(SP) \leftarrow (SP) + 2$:

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose

address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.




Addressing: reg. indirect Flags: none

Rcondition (Conditional return)

If (CCC), (PCL) ← ((SP)) (PCH) ← ((SP) + 1) (SP) ← (SP) + 2

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.



Addressing: reg. indirect Flags: none

RST n (Restart)

 $((SP) - 1) \leftarrow (PCH)$ $((SP) - 2) \leftarrow (PCL)$ $(SP) \leftarrow (SP) - 2$ $(PC) \leftarrow 8 \bullet (NNN)$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Addressing: reg. indirect Flags: none

1514131211109876543210

Program Counter After Restart

PCHL (Jump H and L indirect—move H and L to PC)

(PCH) + (H) (PCL) + (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.

Addressing: register Flags: none

Stack, I/O, and Machine Control Group


This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push)

 $((SP) - 1) \leftarrow (rh)$ $((SP) - 2) \leftarrow (rl)$ $(SP) \leftarrow (SP) - 2$

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP. The content of register SP. The content of register SP is decremented by 2. Note: Register pair rp=SP may not be specified.




Addressing: reg. indirect Flags: none

PUSH PSW (Push processor status word)

 $((SP) - 1) \leftarrow (A)$ $((SP) - 2)_0 \leftarrow (CY), ((SP) - 2)_1 \leftarrow 1$ $((SP) - 2)_2 \leftarrow (P), ((SP) - 2)_3 \leftarrow 0$ $((SP) - 2)_4 \leftarrow (AC), ((SP) - 2)_5 \leftarrow 0$ $((SP) - 2)_6 \leftarrow (Z), ((SP) - 2)_7 \leftarrow (S)$ $(SP) \leftarrow (SP) - 2$

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.



Flags: none

FLAG WORD D_6 D_5 D_7 D_0 D_{4} D_3 D٥ D₁ Z S 0 AC 0 P CY

POP rp (Pop)

 $(rl) \leftarrow ((SP))$ $(rh) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.



Addressing: reg. indirect Flags: none

POP PSW (Pop processor status word)

 $(CY) \leftarrow ((SP))_0$ $(P) \leftarrow ((SP))_2$ $(AC) \leftarrow ((SP))_4$ $(Z) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.


1 1 1 1 1 1 0 0 0 0 1

Addressing: reg. indirect Flags: Z,S,P,CY,AC

XTHL (Exchange stack top with H and L)

(L) → ((SP)) (H) → ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.




Addressing: reg. indirect Flags: none

SPHL (Move HL to SP)

 $(SP) \leftarrow (H) (L)$

The contents of registers H and L (16 bits) are moved to register SP.




Addressing: register Flags: none

IN port (Input)

(A) ← (data)

The data placed on the eight bit bidirectional data bus by the specified port is moved to register A.




Addressing: direct Flags: none

OUT port (Output)

(data) ← (A)


The content of register A is placed on the eight bit bidirectional data bus for transmission to the specified port.



Addressing: direct Flags: none

El (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction.




Flags:

none

DI (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction.




Flags:

none

HLT (Halt)

The processor is stopped. The registers and flags are unaffected.




Flags:

none

NOP (No op)

No operation is performed. The registers and flags are unaffected.



Flags:

none

MUL (multiply)

Setup Conditions

Multiplier in A Register

Multiplicand in B Register

Resultant Conditions
16-bit result in B and C Registers (LSB in C)
Carry Flag (CY) contains MSB of result
Half Carry Flag (HC) is indeterminate

Flags:


CY = MSB of result HC = Indeterminate

DIV (divide)

Setup Conditions

Divisor in A Register Dividend in C Register

Resultant Conditions
Quotient in C Register
Remainder in B Register
Divisor in A Register (Unchanged)
Carry Flag (CY) contains LSB of quotient
Half Carry Flag (HC) contains 1



Flags:

CY = LSB of quotient

HC = 1

			INS	STR	JCT	ION	CC	DE'		ļ			INS	STRI	UCT	ION	CO	DE*	
MNEMONIC	DESCRIPTION	D,	D_6	D ₅	D_4	D_3	D	D,	D_0	MNEMONIC	DESCRIPTION	D,	D_6	D_5	D₄	D_3	D_2	D_1	C
MOVr1	Move register to register	0	1	D	D	D	s	s	s	RET	Return	1	1	0	0	1	0	0	
MOV M,r	Move register to memory	0	1	1	1	0	s		s	RC	Return on carry	1	1	ō	1	1	ō	0	
MOV r,M	Move memory to register	0	1	D	D	D	1	1	0	RNC	Return on no carry	1	1	ō	1	o	ō	0	
MOV r,M	Move memory to register	0	1	D	D	D	1	1	0	RZ	Return on zero	1	1	ō	o	1	ō	0	
HLT	Halt	0	1	1	1	0	1	1	ñ	RNZ	Return on no zero	1	1	0	0	Ö	Ö	0	
MVI r	Move immediate register	0	o	Ď	Ď	Ď	1	1	ñ	RP	Return on positive	1	1	1	1	0	o	0	
MVI M	Move immediate register	0	0	1	1	0	1	1	0	RM	Return on minus	1	1	1	1	1	0	ō	
INR r	Increment register	0	0	Ď	Ď	Ď	1	o	0	RPE	Return on parity even	1	1	•	Ó	1	0	0	
DCR r	Decrement register	0	0	D	Ď	D	1	0	1	RPO	Return on parity odd	1	1	1	0	Ö	0	0	
INR M	Increment memory	0	0	1	1	0	1	0	Ó	RST	Restart	1	1	À	A	Ā	1	1	
DCR M	Decrement memory	0	0	1	1	0	1	0	1	IN		1	1	ô	1	1	o	1	
ADD r	Add register to A	1	0	0	Ö	0	s		s	OUT	Input Output	1	1	0	1	ò	0	1	
ADC r	. •		0	0	-		S		S	1	•	'	'	U	- 1	U	U	- 1	
	Add register to A with carry	1	-	-	0	1			S	LXIB	Load immediate register	_		_	_	_	_	_	
SUB r	Subtract register from A	1	0	0	1	0	S	S	5		Pair B & C	0	0	0	0	0	0	0	
SBB r	Subtract register from A		_	_			_	_	_	LXID	Load immediate register								
	with borrow	1	0	0	1	1	S	S	S		Pair D & E	0	0	0	1	0	0	0	
ANA r	And register with A	1	0	1	0	0	S		S	LXIH	Load immediate register								
XRA r	Exclusive Or register with A	1	0	1	0	1	S	_	S	1	Pair H & L	0	0	1	0	0	0	0	
ORA r	Or register with A	1	0	1	1	0	s		S	LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	
CMP r	Compare register with A	1	0	1	1	1	S	S	s	PUSH B	Push register Pair B & C on stack	1	1	0	0	0	1	0	
ADD M	Add memory to A	1	0	0	0	0	1	1	0	PUSH D	Push register Pair D & E on stack		1	0	1	0	1	0	
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	PUSH H	Push register Pair H & L on stack	1	1	1	0	0	1	0	
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	
SBB M	Subtract memory from A									POP B	Pop register Pair B & C off stack	1	1	0	0	0	0	0	
	with borrow	1.	0	0	1	1	1	1	0	POP D	Pop register Pair D & E off stack	1	1	0	1	0	0	0	
ANA M	And memory with A	1	0	1	0	0	1	1	0	POP H	Pop register Pair H& L off stack	. 1	1	1	0	0	0	0	
XRA M	Exclusive Or memory with A	1	0	1	0	1	1	1	0	POP PSW	Pop A and Flags off stack	1	1	1	1	0	0	0	
ORA M	Or memory with A	1	0	1	1	0	1	1	0	STA	Store A direct	0	0	1	1	0	0	1	
СМР М	Compare memory with A	1	0	1	1	1	1	1	0	LDA	Load A direct	0	0	1	1	1	0	1	
ADI	Add immediate to A	1	1	0	0	0	1	1	0	XCHG	Exchange D & E, H& L Registers	. 1	1	1	0	1	ō	1	
ACI		1	1	0	0	1	1	1	0	XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	
SUI	Subtract immediate from A	1	1	0	1	0	1	1	0	SPHL	H & L to stack pointer	1	1	1	1	1	0	0	
SBI	Subtract immediate from A			-		-		·	-	PCHL	H & L to program counter	1	1	1	o	1	ō	0	
	with borrow	1	1	0	1	1	1	1	0	DAD B	Add B & C to H & L	Ö	o	0	0	1	0	0	
ANI	And immediate with A	1	1	1	0	o	1	1	ō	DAD D	Add D & E to H & L	0	ō	0	1	1	ō	0	
XRI	Exclusive OR immediate with A		1	1	ō	1	1	1	0	DAD H	Add H & L to H & L	0	0	1	o	1	0	0	
ORI	Or immediate with A	1	1	1	1	ò	1	1	0	DAD SP	Add stack pointer to H & L	0	0	1	1	†	0	0	
CPI	Compare immediate with A	1	;	1	1	1	i	1	0	STAX B	Store A indirect	0	0	Ó	0	Ó	0	1	
RLC	Rotate A left	'n	Ó	Ó	Ó	Ó	1	1	1	STAX D	Store A indirect	0	0	0	1	0	0	1	
RRC		0	0	0	0	1	1	1	1										
RAL	Rotate A left through commu	٠	0	0		0			1	LDAX B	Load A indirect	0	0	0	0	1	0	1	
	Rotate A left through carry	0	0		1		1	1	1	LDAX D	Load A indirect	0	0	0	1	1	0	1	
RAR	Rotate A right through carry	0	-	0	1	1	1	1		INX B	Increment B & C registers	0	0	0	0	0	0	1	
JMP	Jump unconditional	1	1	0	0	0	0	1	1	INX D	Increment D & E registers	0	0	0	1	0	0	1	
JC	Jump on carry	1	1	0	1	1	0	1	0	INX H	Increment H & L registers	0	0	1	0	0	0	1	
JNC	Jump on no carry	1	1	0	1	0	0	1	0	INX SP	Increment stack pointer	0	0	1	1	0	0	1	
JZ	Jump on zero	1	1	0	0	1	0	1	0	DCX B	Decrement B & C	0	0	0	0	1	0	1	
JNZ	Jump on no zero	1	1	0	0	0	0	1	0	DCX D	Decrement D & E	0	0	0	1	1	0	1	
JP	Jump on positive	1	1	1	1	0	0	1	0	DCX H	Decrement H & L	0	0	1	0	1	0	1	
JM	Jump on minus	1	1	1	1	1	0	1	0	DCX SP	Decrement stack pointer	0	0	1	1	1	0	1	
JPE	Jump on parity even	1	1	1	0	1	0	1	0	CMA	Complement A	0	0	1	0	1	1	1	
JPO	Jump on parity odd	1	1	1	0	0	0	1	0	STC	Set carry	0	0	1	1	0	1	1	
CALL	Call unconditional	1	1	0	0	1	1	0	1	CMC	Complement carry	0	0	1	1	1	1	1	
CC	Call on carry	1	1	0	1	1	1	0	0	DAA	Decimal adjust A	0	0	1	0	0	1	1	
CNC	Call on no carry	1	1	0	1	0	1	0	0	SHLD	Store H & L direct	0	0	1	0	0	0	1	
CZ	Call on zero	1	1	0	0	1	1	0	0	LHLD	Load H & L direct	0	0	1	0	1	0	1	
CNZ	Call on no zero	1	1	ō	0	0	1	0	ō	EI	Enable Interrupts	1	1	1	1	1	0	1	
CP	Call on positive	1	1	1	1	0	1	0	Ö	DI	Disable interrupts	1	1	1	1	0	0	1	
CM	Call on minus	1	1	1	1	1	1	0	0	NOP	No operation	Ó	0	ò	Ó	0	0	o	
CPE	Call on parity even	1	1	1	Ó	1	1	0	0	MUL	Multiply	1	1	1	0	1	1	0	
~· -	Jun on painty even		,	1	0	o	1	0	0	DIV	Divide	- 1	,	- 1	U	1	1	U	

*NOTE

DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

Table C-1 INSTRUCTION SET SUMMARY OF PROCESSOR INSTRUCTIONS

MICROPROGRAM CONTROL UNIT

S/N3001

N3001-I

DESCRIPTION

The N3001 MCU is 1 element of a bipolar microcomputer set. When used with the S/N3002, 54/74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.


The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testing of carry output data from the
- central processing (CP) array Control of carry/shift input data to the CP array
- Control of microprogram interrupts


FEATURES

- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
- Advanced organization:
 - · 9-bit microprogram address register and bus organized to address memory by row and column
 - 4-bit program latch
 - · 2-flag registers
- 11 address control functions:
 - 3 jump and test latch function
 - 16 way jump and test instruction
- 8 flag control functions:
 - 4 flag input functions
 - 4 flag output functions

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESCRIPTION


PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-4	$\overline{PX}_{4}\text{-}\overline{PX}_{7}$	Primary Instruction Bus Inputs	Active low
	1	Data on the primary instruction bus is tested by the JPX function to	
i		determine the next microprogram address.	
5,6,8,10	\overline{SX}_0 - \overline{SX}_3	Secondary Instruction Bus Inputs	Active low
		Data on the secondary instruction bus is synchronously loaded into the	
		PR-latch while the data on the PX-bus is being tested (JPX). During a	
		subsequent cycle, the contents of the PR-latch may be tested by the JPR,	
		JLL, or JRL functions to determine the next microprogram address.	
7,9,11	PR ₀ -PR ₂	PR-Latch Outputs	Open Collector
		The PR-latch outputs (SX_0-SX_2) are synchronously enabled by the JCE function.	
		They can be used to modify microinstructions at the outputs of the	
		microprogram memory or to provide additional control lines.	
12,13	FC_0 - FC_3	Flag Logic Control Inputs	Active high
15,16	•	The flat logic control inputs are used to cross-switch the flags (C and Z)	
		with the flag logic input (FI) and the flag logic output (FO).	
14	FO	Flag Logic Output	Active low
		The outputs of the flags (C and Z) are multiplexed internally to form the	Three-state
		common flag logic output. The output may also be forced to a logical	
		0 or logical 1.	
17	FĪ	Flag Logic Input	Active low
		The flag logic input is demultiplexed internally and applied to the inputs	
		of the flags (C and Z). Note: The flag input data is saved in the F-latch	
		when the clock input (CLK) is low.	
18	ISE	Interrupt Strobe Enable Output	Active high
		The interrupt strobe enable output goes to logical 1 when one of the	Ĭ
		JZR functions are selected (see Functional Description). It can be used	
		to provide the strobe signal required by interrupt circuits.	
19	CLK	Clock Input	
20	GND	Ground	
21-24	AC_0-AC_6	Next Address Control Function Inputs	Active high
37-39		All jump functions are selected by these control lines.	_
25	EN	Enable Input	
		When in the high state, the enable input enables the microprogram	
		address, PR-latch and flag outputs.	
26-29	MA_0 - MA_3	Microprogram Column Address Outputs	Three-state
30-34	MA_4 - MA_8	Microprogram Row Address Outputs	Three-state
35	ERA	Enable Row Address Input	Active high
		When in the low state, the enable row address input independently	-
		disables the microprogram row address outputs. It can be used to facilitate	
		the implementation of priority interrupt systems.	
36	LD	Microprogram Address Load Input	Active high
		When the active high state, the microprogram address load input inhibits	_
		all jump functions and synchronously loads the data on the instruction	
		buses into the microprogram address register. However, it does not inhibit	
		the operation of the PR-latch or the generation of the interrupt strobe enable.	
40	v _{cc}	+5 Volt supply	`

THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flipflops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs.

The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each instruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction.

The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5-bit row and 4-bit column address.



FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

SYMBOL	MEANING
row _n	5-bit next row address where n is the decimal row address.
coln	4-bit next column address where n is the decimal column address.

Unconditional Address Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (AC0-AC6) to generate the next microprogram address.

Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

JUMP FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION						
JCC	Jump in current column. AC_0 - AC_4 are used to select 1 of 32 row addresses in the current column, specified by MA_0 - MA_3 , as the next address.						
JZR	Jump to zero row. AC_0 - AC_3 are used to select 1 of 16 column addresses in row ₀ , as the next address.						
JCR	Jump in current row. AC_0 - AC_3 are used to select 1 of 16 addresses in the current row, specified by MA_4 - MA_8 , as the next address.						
JCE	Jump in current column/row group and enable PR-latch outputs. AC_0 AC $_2$ are used to select 1 of 8 row addresses in the current row group, specified by MA_7 - MA_8 , as the next row address. The current column is specified by MA_0 - MA_3 . The PR-latch outputs are asynchronously enabled.						

JUMP/TEST FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
JFL	Jump/test F-latch. AC_0 - AC_3 are used to select 1 of 16 row addresses in the current row group, specified by MA_8 , as the next row address. If the current column group, specified by MA_3 , is col_0 - col_7 , the F-latch is used to select col_2 or col_3 as the next column address. If MA_3 specifies column group col_8 - col_{15} , the F-latch is used to select col_{10} or col_{11} as the next column address.
JCF	Jump/test C-flag. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. If the current column group specified by MA_3 is col_0 - col_7 , the C-flag is used to select col_2 or col_3 as the next column address. If MA_3 specifies column group col_8 - col_{15} , the C-flag is used to select col_{10} or col_{11} as the next column address.
JZF	Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.
JPR	Jump/test PR-latch. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test leftmost PR-latch bits. AC_0 - AC_2 are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_2 and PR_3 are used to select 1 of 4 column addresses in col_4 through col_7 as the next column address.
JRL	Jump/test rightmost PR-latch bits. AC_0 and AC_1 are used to select 1 of 4 high-order row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_0 and PR_1 are used to select 1 of 4 possible column addresses in col_{12} through col_{16} as the next column address.
JPX	Jump/test PX-bus and load PR-latch. AC_0 and AC_1 are used to select 1 of 4 row addresses in the current row group, specified by MA_6 - MA_8 , as the next row address. PX_4 - PX_7 are used to select 1 of 16 possible column addresses as the next column address. SX_0 - SX_3 data is locked in the PR-latch at the rising edge of the clock.

65

PX-Bus and PR-Latch Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus (PX₄-PX₇), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

Flag Control Functions

The flag control functions of the MCU are selected by the 4 input lines designated FC₀-FC₃. Function code formats are given in "Flag Control Function summary."

The following is a detailed description of each of the 8 flag control functions.

Flag Input Control Functions

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line.

Data on FI is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Flag Output Control Functions

The flag output control functions select the value to which the flag output (FO) line will be forced.

FLAG CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C-flag is set to the value of FI. The Z-flag is unaffected.
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.

FLAG OUTPUT CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
FF0	Force FO to 0. FO is forced to the value of logical 0.
FFC	Force FO to C. FO is forced to the value of the C-flag.
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	Force FO to 1. FO is forced to the value of logical 1.

FLAG CONTROL FUNCTION SUMMARY

TYPE	MNEMONIC	DESCRIPTION	FC₁	0
	SCZ	Set C-flag and Z-flag to f	0	0
Flag	STZ	Set Z-flag to f	0	1
Input	STC	Set C-flag to f	1	0
HCZ		Hold C-flag and Z-flag	1	1

TYPE	MNEMONIC	DESCRIPTION	FC ₃	2
	FF0	Force FO to 0	0	0
Flag	FFC	Force FO to C-flag	1 1	0
Output	FFZ	Force FO to Z-flag	0	1
·	FF1	Force FO to 1	1	1

LOAD FUNCTION		NEXT ROW NEXT COL									
LD	MA ₈	7	6	5	4	MA ₃	2	1	0		
0	İ	See Address Control Function Summary									
1	0	X ₃	X ₂	X ₁	Χ̈́o	X ₇	X ₆	X ₅	X ₄		

NOTE

f = Contents of the F-latch

x n = Data on PX- or SX-bus line n (active low)

ADDRESS CONTROL FUNCTION SUMMARY

		FUNCTION				NEXT ROW				NEXT COL							
MNEMONIC	DESCRIPTION	AC ₆	5	4	3	2	1	0	MA ₈	7	6	5	4	MA ₃	2	1	0
Ø 1CC	Jump in current column	0	0	d₄	d_3	d ₂	d ₁	do	d ₄	d_3	d ₂	d ₁	do	m ₃	m ₂	m ₁	m _o
ු JZR	Jump to zero row	0	1	0	d_3	d_2	d ₁	d_0	0	0	0	0	0	d_3	d_2	d₁	d_0
♥ JCR	Jump in current row	0	1	1	d_3	d_2	d₁	d_0	m ₈	m_7	m_6	m_5	m_4	d_3	d_2	d_1	d_0
℃ JCE	Jump in column/enable	1	1	1	0	d_2	d ₁	d_0	m ₈	m_7	d_2	d₁	do	m ₃	m_2	m₁	m_0
(GJFL	Jump/test F-latch	1	0	0	d_3	d_2	d ₁	d_0	m ₈	d_3	d_2	d₁	d_0	m ₃	0	1	f
⋰ JCF	Jump/test Z-flag	1	0	1	1	d_2	d_1	d_0	m ₈	m_7	d_2	d₁	d_0	m_3	0	1	С
JPR	Jump/test PR-latch	1	1	0	0	d_2	d,	d_0	m ₈	m_7	d_2	d₁	d_0	m ₃	0	1	Z
JLL	Jump/test left PR bits	1	1	0	1	d_2	d ₁	d_0	m ₈	m_7	d_2	d₁	do	p_3	p_2	p_1	p_0
🏸 JRL	Jump/test right PR bits	1	1	1	1	1	d₁	d_0	m ₈	m_7	1	d₁	d_0	0	1	p_3	p_2
$\hat{\mathcal{A}}$ JPX	Jump/test PX-bus	1	1	1	1	0	d₁	d_0	m ₈	m_7	m_6	d₁	d_0	X7	X ₆	X5	X_4

NOTE

dn = Data on address control line n

mn = Data in microprogram address register bit n

Pn = Data in PR-latch bit n

xn = Data on PX-bus line n (active low)

f,c,z = Contents of F-latch, C-flag, or Z-flag, respectively

STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses, PX_4-PX_7 and SX_0-SX_3 , is loaded into the microprogram address register. PX_4-PX_7 are loaded into MA_0-MA_7 and SX_0-SX_3 are loaded into MA_4-MA_7 . The high-order bit of the microprogram address register MA_B is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.


The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to col₁₅ is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row₀ and col₁₅ so the interrupt control may be enabled at the beginning of the fetch/execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on $AC_0\text{-}AC_6$. It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.


JUMP SET DIAGRAMS

The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row (row_{21}) and current column (col_5) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.

JUMP SET DIAGRAMS



JUMP SET DIAGRAMS (Cont'd)



N3001 T_A = 0°C to +70°C, V_{CC} = 5.0V, \pm 5%


AC ELECTRICAL CHARACTERISTICS S3001 TA = -55°C to +125°C, V_{CC} = 5.0V ± 10%

	PARAMETER		N3001					
	PANAMETEN	Min	Typ¹	Max	Min	Typ¹	Max	UNIT
t _{CY}	Cycle Time ²	60	45		95	45		ns
t PW		17	10		40	10		ns
, , , ,	Control and Data Input Set-Up Times:		ł	ł		}		
t _{SF}	LD, AC ₀ -AC ₆ (Set to "1"/"0")	20	3/14		20	3/14		ns
t _{SK}	FC_0 , FC_1	7	5	l	10	5		ns
tSX	PX ₄ -PX ₇ (Set to "1"/"0")	28	4/13		35	4/13		ns
t _{SI}	FI (Set to "1"/"0")	12	-6/0		15	-6/10		ns
tSX	SX ₀ -SX ₃	15	5		35	5		ns
] 3^	Control and Data Input Hold Times:			1	ļ			
t _{HF}	LD, AC ₀ -AC ₆ (Hold to "1"/"0")	4	-3/-14		5	-3/-14		ns
t HK		4	-5		10	-5		ns
tHX		0	-4/-13		25	-4/-13		ns
l tHi	FI (Hold to "1"/"0")	16	6.5/0	1	22	6.5/0		ns
tHX	and and	0	-5		25	-5		ns
tco	Propagation Delay from Clock Input (CLK) to Outputs		17/24	36	10	17/24	45	ns
00	(mA_0-mA_8, FO) $(tPHL/tPLH)$							
t _{KO}	Propagation Delay from Control Inputs FC ₂ and FC ₃ to Flag Out (FO)		13	24		13	50	ns
t _{FO}	Propagation Delay from Control Inputs AC ₀ -AC ₆ to Latch Outputs (PR ₀ -PR ₂)		21	32		21	50	ns
t _{EO}	· · · · · · · · · · · · · · · · · · ·		17	26		17	35	ns
t _{FI}	Propagation Delay from Control Inputs AC ₀ -AC ₆ to Interrupt Strobe Enable Output (ISE)		20	32		20	40	ns

Typical values are for TA = 25°C and 5.0 supply voltage.
 S3001: tCY = tWP + tSF + tCO

N3001-L

VOLTAGE WAVEFORMS



S3002-I • N3002-XL,I

DESCRIPTION

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.

FEATURES


- 45ns cycle time (typ)
- Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include:
 - 2's complement arithmetic
 - Logical AND, OR, NOT, exclusive-NOR
 - · Increment, decrement
 - · Shift left/shift right
 - · Bit testing and zero detection
 - · Carry look-ahead generation
 - Masking via K-bus
 - Conditioned clocking allowing nondestructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses
- Control bus

FUNCTION TRUTH TABLE


FUNCTION GROUP	F ₆	F ₅	F ₄
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

REGISTER GROUP	REGISTER	_	_	_	_
GROUP	REGISTER	F ₃	Г2	F,	F ₀
	R _o	0	0	0	0
	R₁	0	0	0	1
	R ₂	0	0	1	0
	R ₃	0	0	1	1
ļ	R_4	0	1	0	0
1	R₅	0	1	0	1
'	R ₆	0	1	1	0
1	R ₇	0	1	1	1
}	R ₈	1	0	0	0
	R ₉	1	0	0	1
	T	1	1	0	0
	AC	1	1	0	1
II	Т	1	0	1	0
11	AC	1	0	1	1
	Т	1	1	1	0
] '''	- AC	1	1	1	1

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1, 2	$\overline{\Gamma_0}$ - $\overline{\Gamma_1}$	External Bus Inputs	Active low
		The external bus inputs provide a separate input port for external input devices.	
3, 4	$\overline{K}_0 - \overline{K}_1$	Mask Bus Inputs	Active low
		The mask bus inputs provide a separate input port from the microprogram memory,	
1	1	to allow mask or constant entry.	
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs	Active high
		The cascade outputs allow high speed arithmetic operations to be performed when they	
		are used in conjunction with the 74S182 Look-Ahead Carry Generator	
7	CO	Ripple Carry Out	Active low
		The ripple carry output is only disabled during shift right operations.	Three-state
8	RO	Shift Right Output	Active low
Ì		The shift right output is only enabled during shift right operations.	Three-state
9		Shift Right Input	Active low
10	CI	Carry Input	Active low
11	ĒĀ	Memory Address Enable Input	Active low
		When in the low state, the memory address enable input enables the memory	
		address outputs (A_0-A_1) .	
12-13	$\overline{A_0}$ - $\overline{A_1}$	Memory Address Bus Outputs	Active low
		The memory address bus outputs are the buffered outputs of the memory	Three-state
		address register (MAR).	
14	GND	Ground	
14-17,	F ₀ -F ₆	Micro-Function Bus Inputs	Active high
24-27		The micro-function bus inputs control ALU function and register selection.	
18	<u>CLK</u>	Clock Input	
19-20	$\overline{D_0}$ - $\overline{D_1}$	Memory Data Bus Outputs	Active low
		The memory data bus outputs are the buffered outputs of the full function	Three-state
04.00		accumulator register (AC).	J
21-22	$\overline{M_0}$ - $\overline{M_1}$	Memory Data Bus Inputs	Active low
23	ĒD	The memory data bus inputs provide a separate input port for memory data.	A attitud to
23	=0	Memory Data Enable Input	Active low
		When in the low state, the memory data enable input enables the memory	
28	,,	data outputs (D ₀ -D ₁).	
	Vcc	+5 Volt Supply	

SYSTEM DESCRIPTION

Microfunction Decoder and K-Bus

Basic microfunctions are controlled by a 7-bit bus $(F_0$ - $F_6)$ which is organized into 2 groups. The higher 3 bits $(F_4$ - $F_6)$ are designated as F-Group and the lower 4 bits $(F_0$ - $F_3)$ are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- · Increment and decrement
- Initialize stack
- Test for zero conditions
- 2's complement addition and subtraction
- Bit masking
- Maintain program counter

A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from micro-program memory)

Scratchpad Registers

- Contains 11 registers (R₀-R₉, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- Can be used as program counter

Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays, carry look-ahead outputs (X and Y) and cascading shift inputs (LI, RO) are provided.

Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands

Input Buses

M-bus: Data bus from main memory

- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices

- Accepts 2 bits of data from external input/output devices into CPE
- Is multiplexed into the ALU via the B multiplexer

K-bus: A special feature of the N3002 CPE

- During arithmetic operations, the K-bus can be used to **mask** portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- Supply literal or constant data to CPE

Output Buses

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- · Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executing I/OO instrucinstructions
- · A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

FUNCTION DESCRIPTION

FUNCT	ON DE	CHIP	HON		
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	I	XX		$R_n + (AC \wedge K) + CI \rightarrow R_n, AC$	Logically AND AC with the K-bus. Add the result to R_n and carry input (CI). Deposit the sum in AC and R_n .
		00	ILR	R _n + CI → R , AC	Conditionally increment R $_{\rm II}$ and load the result in AC. Used to load AC from R $_{\rm II}$ or to increment R $_{\rm II}$ and load a copy of the result in AC.
		11	ALR	AC + R _n + CI → R _n , AC	Add AC and CI to R_n and load the result in AC. Used to add AC to a register. If R_n is AC, then AC is shifted left one bit position.
0	II	XX	_	M + (AC ^ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	III	XX	_	$AT_{L} \wedge (\overline{I_{L} \wedge K_{L}}) \rightarrow RO$ $LI \vee [(I_{H} \wedge K_{H}) \wedge AT_{H}] \rightarrow AT_{H}$ $[AT_{L} \wedge (I_{L} \wedge K_{L})]$ $[AT_{H} \vee (I_{H} \wedge K_{H})] \rightarrow AT_{L}$	None
		00	SRA	ATL → RO AT _H → AT _L L _I → AT _H	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	1	XX	_	K ∨ R _n → MAR R _n + K + CI → R _n	Logically OR R _n with the K-bus. Deposit the result in MAR. Add the K-bus to Rn and Cl. Deposit the result in R _n .
		00	LMI	Rn → MAR, Rn + Cl → Rn	Load MAR from R _n . Conditionally increment R _n . Used to maintain a macro-instruction program counter.
		11	DSM	11 → MAR, Rn – 1 + Cl → Rn	Set MAR to all ones. Conditionally decrement R _n by one. Used to force MAR to its highest address and to decrement Rn.
1	ĮĮ.	XX	<u></u>	KVM → MAR M + K + CI → AT	Logically OR the M-bus with the K-Bus. Deposit the result in MAR. Add the K-bus to the M-bus and CI. Deposit the sum in AC or T.
		00	LMM	M → MAR, M + CI → AT	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.
		11	LDM	11 → MAR M – 1 + Cl → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
1	111	xx		(AT ∨ K) + (AT ^ K) + CI → AT	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to CI. Deposit the result in the specified register.
		00	CIA	AT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		11	DCA	ĀT - 1 + CI → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	ı	XX	_	(AC ^K) - 1 + CI → R _n	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in $R_{\rm I\! I}$.
ļ		00	CSR	CI - 1 → R _n (See Note 1)	Subtract one from CI and deposit the difference in Rn. Used to conditionally clear or set R _n to all 0's or 1's, respectively.
		11	SDR	AC - 1 + CI → R _n (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in R_n . Used to store AC in R_n or to store the decremented value of AC in R_n .
2	II	xx		(AC ^ K) - 1 + CI → AT (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	SDA	AC - 1 + CI → AT (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.
2	III	xx	_	(I ^ K) - 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	LDI	I – 1 + CI → AT	Subtract one from the data on the I-bus and add the difference to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	Ι	XX	_	$R_n + (AC \wedge K) + CI \rightarrow R_n$	Logically AND AC with the K-bus. Add R_{Π} and CI to the result. Deposit the sum in R_{Π} .
	:	00	INR	R _n + Cl → R _n	Add CI to R_n and deposit the sum in R_n . Used to increment
		11	ADR	AC + R _n + Cl → R _n	$R_{\rm n}$. Add AC to $R_{\rm n}$. Add the result to CI and deposit the sum in $R_{\rm n}$. Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	11	XX	_	M + (AC ^ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
-		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
3	III	XX		AT + (I ^ K) + CI → AT	Logically AND the K-bus with the I-bus. Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.
		00	INA	AT + CI → AT	Conditionally increment AC or T. Used to increment AC or T.
		11	AIA	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.
4	l	XX	_	CI ∨ (R _n ^ AC ^ K) → CO R _n ^ (AC ^ K) → R _n	Logically AND the K-bus with AC. Logically AND the result with the contents of $R_{\rm IL}$. Deposit the final result in $R_{\rm IL}$. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.
		00	CLR	$CI \rightarrow CO$, $O \rightarrow R_n$	Clear R _n to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	ANR	$CI \lor (R_n \land AC) \rightarrow CO$ $R_n \land AC \rightarrow R_n$	Logically AND AC with R $_{\rm n}$. Deposit the result in R $_{\rm n}$. Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.
4	II	XX	_	$CI \vee (M \wedge AC \wedge K) \rightarrow CO$ $M \wedge (AC \wedge K) \rightarrow AT$	Logically AND the K-bus with AC. Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANM	CI ∨ (M ^ AC) → CO M ^ AC → AT	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND M-bus data to the accumulator and test for a zero result.
4	111	XX	_	CI ∨ (AT ∧ 1 ∧ K) → CO AT ∧ (I ∧ K) → AT	Logically AND the I-bus with the K-bus. Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANI	CI ∨ (AT ^ I) → CO AT ^ 1 → AT	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.
5	1	XX		CI ∨ (R _n ^ K) → CO K ^ R _n → R _n	Logically AND the K-bus with R _n . Deposit the result in R _n . Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLR	$CI \rightarrow CO$, $O \rightarrow R_n$	Clear Rn to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	TZR	$CI \vee R_n \rightarrow CO$ $R_n \rightarrow R_n$	Force CO to one if Rn is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.
5	II	XX		CI ∨ (M ∧ K) → CO K ∧ M → AT	Logically AND the K-bus with the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	LTM	CI∨M→CO M→AT	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
5	111	xx	_	CI ∨ (AT ^ K) → CO K ^ AT → AT	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	TZA	CI ∨ AT → CO AT → AT	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K-bus to the specified register for masking and, optionally, testing for a zero result.
6	l	xx		$CI \lor (AC \land K) \to CO$ $R_n \lor (AC \land K) \to R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR $\rm R_{\rm I}$ with the logical AND of AC and the K-bus. Deposit the result in $\rm R_{\rm I}$.
		00	NOP	CI → CO, R _n → R _n	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORR	CI ∨ AC → CO R _n ∨ AC → R _n	Force CO to one if AC is non-zero. Logically OR AC with R $_{\rm n}$. Deposit the result in R $_{\rm n}$. Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.
6	II	xx	_	$CI \lor (AC \land K) \rightarrow CO$ $M \lor (AC \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.
		00	LMF	CI → CO, M → AT	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.
		11	ORM	CI ∨ AC → CO M ∨ AC → AT	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.
6	III	XX		$CI \lor (I \land K) \rightarrow CO$ $AT \lor (I \land I) \rightarrow AT$	Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	NOP	CI → CO, AT → AT	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORI	CI ∨ I → CO I ∨ AT → AT	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.
7	l	XX		$CI \lor (R_n \land AC \land K) \to CO$ $R_n \oplus (AC \land K) \to R_n$	Logically OR CI with the word-wise OR of the logical AND of $R_{\rm n}$ and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive-NOR the result with $R_{\rm n}$. Deposit the final result in $R_{\rm n}$.
		00	CMR	CI → CO, Rn → Rn	Complement the contents of R _n . Force CO to CI.
		11	XNR	$CI \lor (R_n \land AC) \to CO$ $R_n \oplus AC \to R_n$	Force CO to one if the logical AND of AC and Rn is non-zero. Exclusive-NOR AC with Rn. Deposit the result in Rn. Used to exclusive-NOR the accumulator with a register.

FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
7	=	XX	_	$CI \lor (M \land AC \land K) \to CO$ $M \bigoplus (AC \land K) \to AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.
		00	LCM	$CI \rightarrow CO, \overline{M} \rightarrow AT$	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.
		11	XNM	CI ∨ (M ∧ AC) → CO M ⊕ AC → AT	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.
7	111	xx	_	CI ∨ (AT ∧ I ∧ K) → CO AT ⊕ (I K) → AT	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	CMA	CI → CO ĀT → AT	Complement AC or T, as specified. Force CO to CI.
		11	XNI	CI ∨ (AT ∧ I) → CO I ⊕ AT → AT	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR input data with the accumulator.

FUNCTION DESCRIPTION KEY

SYMBOL	MEANING
I,K,M	Data on the I, K, and M buses,
	respectively
CI,LI	Data on the carry input and left
	input, respectively
CO,RO	Data on the carry output and
]	right output, respectively
Rn	Contents of register n includ-
	ing T and AC (R-Group I)
AC	Contents of the accumulator
AT	Contents of AC or T, as specifi-
	ed
MAR	Contents of the memory ad-
	dress register
L,H	As subscripts, designate low
	and high order bit, respectively
+	2's complement addition
-	2's complement subtraction
^ V	Logical AND
	Logical OR
⊕	Exclusive-NOR
→	Deposit into

NOTE


1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

AC ELECTRICAL CHARACTERISTICS N3001 = T $_{A}$ = 0°C to +70°C, V $_{CC}$ = 5V ± 5% S3001 = T $_{A}$ = -55°C to +125°C, V $_{CC}$ = 5V ± 10%

		N3002			S3002		
PARAMETER .	Min	Typ ¹	Max	Min	Typ¹	Max	UNIT
tCY Clock Cycle Time	70	45		120	45		ns
tWP Clock Pulse Width	17	10		42	10		ns
tFS Function Input Set-Up Time (F ₀ through F ₆)	48	-23 - 35		70	-23 → 35		ns
Data Set-Up Time: tDS I ₀ , I ₁ , M ₀ , M ₁ , K ₀ , K ₁ tSS LI, CI	40 21	12 - 29 0 - 7		60 30	12 → 29 0 → 7		ns ns
Data and Function Hold Time: tFH F_0 through F_6 tDH I_0 , I_1 , I_0 , I_1 , I_0 ,	4 4 12	0 -28 → -11 -7 → 0		5 5 15	0 -28 → -11 -7 - 0		ns ns ns
Propagation Delay to X, Y, RO from: tXF Any Function Input tXD Any Data Input tXT Trailing Edge of CLK tXL Leading Edge of CLK	13	28 16 → 20 33 18 → 40	52 33 48 70	13	28 16 → 20 33 18 → 40	65 65 75 90	ns ns ns
Propagation Delay to CO from: tCL Leading Edge of CLK tCT Trailing Edge of CLK tCF Any Function Input tCD Any Data Input tCC CI (Ripple Carry)	16	24 - 44 30 - 40 25 - 35 17 - 23 9 - 13	70 56 52 55 20		24 - 44 30 - 40 25 - 35 17 - 23 9 - 13	90 100 75 65 30	ns ns ns ns
Propagation Delay to A ₀ , A ₁ , D ₀ , D ₁ from: tDL Leading Edge of CLK tDE Enable Input ED, EA		17 → 25 10 → 12	40 20		17 → 25 10 → 12	75 35	ns ns


NOTE

CARRY LOOK-AHEAD CONFIGURATION




^{1.} Typical values are for TA = 25°C and typical supply voltage.

TYPICAL CONFIGURATIONS



PARAMETER MEASUREMENT INFORMATION



APPENDIX E MICROCODE LISTING

```
* FIELD DEFINITIONS:
```

```
* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | ; COMMENTS
                                     ADDRESS CONTROL,

V FOR 3801 MCU.

LOAD, FOR OP-CODE

V DECODE INTO 3801.

CARRY SELECT, CONTROLS MUX.

CARRY SELECT, CONTROLS MUX.

V FOR ALU CARRY IN AND OUT.

DOUBLE BYTE, STES UP ALU

V FOR 16-BIT OPERATION.

INTERRUPT STOBE, CLOCKS INTERRUPT

V HIED REMBLED, AND HOLD INPUTS.

SECONDARY JUMP, ROCESSES BOTTOM HALF

V OF OP-DECODE PROM FOR ANOTHER DECODE

LOAD 2, USED MITH LD, FORCES AN OP-DECODE

V JUMP INTO 2ND QUADRANT (088 TO 0FF).

REGISTER ROM ENABLE, ALLOWS REGISTER

V SELECTION ON THE BASIS OF THE INST. REGISTER.

EXTERNAL TEST, CONDITIONS MICRO JUMP ON

V READY SIGNAL. (READY = EVEN ADDR, NOT READY = OOD)

CONDITIONAL CLOCK READY, DISABLES BOTH ARRAYS 'TIL MEM

V READY (WHEN EXT OFF, CONDITIONS MICRO JUMP ON HOLD)

NO CLOCK ARRAY 1, DISABLES ARRAY 1 CLOCK UNTIL

V MEMORY OR I/O INDICATES READY.

STATUS MORD PROM ADDRESS. OUTPUTS STATUS:

V MEMORY OR I/O INDICATES READY.

STATUS MORD PROM ADDRESS. OUTPUTS STATUS:

V MEM MEMB, IOR, IOM, INTA, HLTA, OR RTRAP.

INTERRUPT-ENBBLE-F/F CONTROL, USED DURING
                                                                                                                                                            ADDRESS CONTROL
                                                                                                            : : : : : V FOR 3001 MCU.
                                      : : : : INTERRUPT-ENABLE-F/F CONTROL, USED DURING
: : : : V EI, DI, INT & RESET TO CLEAR OR SET INTE F/F.
                           : : : : : K-BUS SELECT, INPUTS TO ALU: ALU DATA OUT, MEMORY DATA IN,
                      : : : : : : V INSTRUCTION REGISTER, ALL 0/S OR THE COMPLIMENT OF ANY OF THESE.
: : : : : : ENABLE DATA ARRAY 1, ENABLES ARRAY 1 ACCUMULATOR ONTO THE
                     :: : : : : V ALU DATA OUT BUS; OTHERWISE ARRAY 2 ACCUMULATOR.
                            : : : : FLAG REGISTER WRITE, GATES NEW VALUES FOR PARITY, SIGN &
                     : : : : Y ZERO FLAGS INTO PSW LATCH.
                : : : : ADDRESS LOAD, LOAD CONTENTS OF INTERNAL (3002):ADDRESS REGISTER
               : : : : V INTO THE EXTERNAL MEMORY ADDRESS REGISTER.
                                       : INSTRUCTION REGISTER WRITE, LOADS INSTRUCTION OR DATA RETURNED
               : : : V FROM MEMORY, INTO THE INSTRUCTION REGISTER.
                                        DATA OUT ENABLE, REVERSES DIRECTION OF THE BI-DIRECTIONAL DATA BUS
               : : Y FOR WRITING OUT TO MEMORY OR 1/0.
               :: : REGISTER GROUP SELECTION, ADDRESSES PROM U-17 TO PROVIDE REGISTER SELECTION FOR ARRAY 1 AND ARRAY 2.
               :: Y (USES 0011 AS A MASK WHEN RRE IS ON BECAUSE OF WIRE OR OF U-17 & U-30)
                     : I-MASK BUS CONTROL, WITH CY & HC, ADDRESSES PROM U-24 TO PROVIDE 1 OF 32 MASKS
                     Y FOR RST, DAA, NUL AND DIV INSTRUCTIONS.
                : FUNCTION GROUP SELECTION, PROVIDES A 3-BIT F-GROUP CONTROL FOR EACH OF ARRAY1 & ARRAY 2.
                V (F-6 AND F-4 TO BOTH ARRAYS, F1-5 TO ARRAY 1, AND F2-5 TO ARRAY 2).
                FLAG INPUT CONTROL, ROUTES FI INPUT TO 3001 TO C-FLAG AND/OR Z-FLAG, INTERNAL TO THE 3002 MCU,
                AND ALSO EXTERNALLY ROUTES FI TO THE CY F/F, AND HCI TO THE HC F/F.
           FLAG OUTPUT CONTROL, SETS FO OUTPUT ON 3001 TO C-FLAG, Z-FLAG, 1, OR 0.

    ADDRESS TO MICRO CONTROL STROE, 000 TO 1FF (HEX).
```

* FIELD VARIABLES:

*																												
*		F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	ΚŜ	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	j	COMMENTS
*										550															·			
			SCZ			R00				FRN				NSTAT											(D)			99999
			STC		IBF		(D)	(D)	(D)	(0)	(0)	KIR	(0)	RTRAP	(D)	(0)	(D)	(D)	(D)	(D)	(D)	(0)	(D)		LD			00001
			STC			R22						KM		HLTA										BN				00010
		FF1	HCZ			R33						KD		INTA										AN				00011
	100				199							K1		IOM										CS1				00100
*06					IC7							KNIR		IOR										NCN				00101
*00 *00	110				IFF							KNM		MEMM										NBN				00110
*00 *01					100	R68						KND		(MEMR)										NAN				00111
*01						R99																						01000
*01						RAA																						01001
*01						RBB																						01010 01011
*01						RCC																						01100
*01						RDD																						01100 01101
*01						REE																						01110
*01:						RFF																						01111
*10						R30																						10000
*10	3 01					RC3																						10001
*10	310					RCB																						10010
*10	311					RCF																						10011
*10:	100					RAC																						10100
*10:	101					R3D																						10101
*10:	110					-																						10110
*10:						-																						10111
*11						-																						11000
*11						-																						11001
*11						-																						11010
*11						RDC																						11011
*11:						RCD																						11100
*11:						RFE																						11101
*11:						REF																						11110
*11:	111					RFF																						11111

* UTILITY GROUP: FETCH, INTERRUPT, HOLD, RTRAP, RESET, HALT

	. Pl	ROM	U7 	PRO	4 U8		ı	PROM	U2		11	¥ 1	P	ROM	U5		υ	U		PRO	1 U6		\] u :	PROM U4 V	
	γ 8-7,	6-5	, 4-1	ν 8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	?1	
ADDR	FΩ	FI	FGP	IME	RGP			ADL			KS	IER		 NC2	 NC1	 CCR	EXT	 RRE	 LD2	 SJM	 IST	DBY	CS	LD	AC .	; commen
																					 IST		NAN		JCR(006H).	
307H): 306H):			NOP LMI		RFF R44		IRW	ADL			K1 K1						EXT			SJM		DBY		LD		FETCH
1FFH):	FF1		CSR		R44						K1		NSTAT										AN		JZR(009H).	RESET
LFEH):	FF1		CSR:		R44						K1		NSTAT										AN		JZR(009H);	
309H):	FF1		LMI		R44						K1	IER	NSTAT									DBY			JCC(149H)	RESET
L49H):	FF1		LMI		R44			RDL			K1										IST	DBY	AN		JZR07;	
LE7H):			NOP		RFF		IRW				K1						EXT						NAN		JCC(1E7H)	
LE6H):			NOP		RFF						K1		NSTAT			CCR							nan		JCC(1D6H):	
LD7H):			NOP		RFF						K1		NSTAT			CCR							NAN		JCR(1D6H):	i
1D6H):			NOP		RFF						K1		NSTAT								IST		NAN		JZR06;	
001H):			NOP		RFF						K1		HLTA								IST		NAN		JCR(001H);	HALT
1E1H):			NOP		RFF						K1		HLTA			CCR							NAN		JCC(1E1H);	
LEOH):			NOP		RFF						K1		HLTA								IST		NAN		JZR(001 H);	i
1F1H):			NOP		RFF						K1		INTA										NAN		JZR(00BH);	
300H):			NOP		RFF						K1						EXT						NAN		JCC(161H);	
L60H):			NOP		RFF						K1		RTRAP										NAN		JZR(001 H);	i
LF7H):			NOP		RFF						K1						EXT						NAN		JCC(1F7H);	
LF6H):			NOP		RFF						K1	IER	INTA										AN		JZR(00BH);	
00BH):			NOP		RFF		IRW				K1		INTA				EXT			SJM			NAN		JCR(00AH);	
0 0AH):			NOP		RFF						K1		nstat						LD2		TO (99A,	nan 090,		JPX ; 2,691,0R	
saaus .			D.CM		5 55						vo.		NCTOT									DBY	MON		JCR(097H);	TNT - D
098Н): 097Н):			DSM LMI		R33 R33						K0 K1		NSTAT NSTAT									זמע	NAN		JCR(096H);	
оэтпэ. <mark>096H</mark>):			LDI		RFF						KØ		NSTAT									DBY			JCC(106H);	
39 0 H):	FF1		LDI		RFF						KØ		NSTAT									DBY	NAN		JCR(095 H);	INT: CA
095H):			ALR		R44						ΚØ		NSTAT									DBY			JCR(093H);	
393H):			CSR		R44						K1		INTA										NAN		JCR(099H);	
399H):			F5		R44		IRW				KIR		INTA	NC2		CCR	EXT						NFIN		JCR(098H);	
098H):	FF1		DSM		R33						KØ		INTA									DBY	NAN		JCR(09FH);	
09FH):			F5		R44		IRW				KIR		INTA		NC1	CCR	EXT						nan		JCR(09EH);	
09EH):	FF1		LMI		R33						K1		NSTAT										NAN		JCC(10EH);	(@ GP 1
092H):	FF1		LMI		R33						K1		NSTAT									DBY	AN		JCC(042H); (TO 042	
091H):	FF1		CSR		R44						K1		INTA										AN		JCC(141H);	
141H):			LMI		R44		IRW				KIR		INTA	NC2		CCR	EXT						NAN		JCR(140H);	
L40H):			NOP		RFF						K1		INTA	-									NAN		JCR(143H);	
L43H):	FF1		LMI		R44		IRW				KIR		INTA		NC1	CCR	EXT						NAN		JCR(142H);	
L42H):	FF1		LMI		R44			RDL			K1											DBY	AN		JCC(132H);	(@ GP 0
99DH):	FF1		ILR		R22						K1		NSTAT										NAN		JCC(12DH);	INT: PC
(2DH):			SDR		R44						KØ		NSTAT									DBA			JLL(135H);	
135H):			LMI		R44						K1		NSTAT										nan		JCR(130H);	(@ GP 0
													MEMR													DEFAUL

: GROUP 00 ARITI	łR; R≕	B, D, H	- (ADD R. ADC R.	- SUB R, SBB R,	- ANA RUXRA RU	ORAR, CMPR)
------------------	--------	---------	------------------	-----------------	----------------	-------------

*		ROM I			4 U8			PROM						rom (PROM					PROM U4		
*	•			•	V 5-1	•							75,					•		6,			V 3-1	•	71	٧	
* * ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	; COMM	ents
(030H)	:FF1		ILR		R30						K1							RRE					NAN		JPX02	; R=B, D), H
(020H) (021H)					REF REF						KD KD												AN AN		JZR02 JZR02	; ADD E	
(022H)	:FF0	SCZ	AIA		REF						KND												NCN NCN		JZR02 JZR02 JZR02	; SUB E	3, D, H
(023H) (024H)	:FF0	SCZ	ANI		REF REF						KND KD												CS1		JZR02	; SBB E	3, D, H
(025H) (026H)	FF0	SCZ	ORI		REF REF						KND KD												CS1 CS1		JZR02 JZR02	; XRA B	3, D, H
(027H) *					RFF 						KND 												NCN		JZR02	; CMP 8	
*		HCZ		IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; DEFA	ULTS

* GROUP 01 : ARITH R; R = C, E, L (ADD R, ADC R, SUB R, SBB R, ANA R, XRA R, ORA R, CMP R)

*		ROM I		PROP		V		PROM			V	V	•	ROM			V	٧		PRO			V		PROM U4	U
*				•	5-1	•			5,		3 -1	•	75,				1	8,	_	_	_		3-1	-		*
* * ADDR *	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPR	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	; COMMENTS
 (031H) k	:FF1		ILR		RC3						K1							RRE					NAN		JPX02	; R=C, E, L
(028H)	FF0	SCZ	AIA		RFE						KD												AN		JZR03	; ADD C, E, L
(029H)	FFC	SCZ	AIA		RFE						KD 1												AN		JZR03	JADO CJEJL
(02AH)	FF0	SCZ	AIA		RFE					ED1	KND												NCN		JZR03	; SUB C, E, L
(02BH)	:FFC	SCZ	AIA		RFE					ED1	KND												NCN		JZR03	; SBB C, E, L
(02CH)	:FF0	SCZ	ANI		RFE					ED1	KD												C51		JZR03	IANA CLELL
(02DH)	:FF0	SCZ	XNI		RFE					ED1	KND												C51		JZR03	JXRA C.E.L
(02EH)	:FF0	SCZ	ORI		RFE					ED1	KD												C51		JZR03	; ORA C.E.L
(02FH). k	FF0	SCZ	AIA		RFF					ED1	KND												NCN		JZR04	CMP C.E.L
*.	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; DEFAULTS

* GROUP 02 : INR B/ INR D/ INR H

*											ŧ.							11			M U6				PROM U4			
*				•		•					•	•						-						•	71	·¥		
* * ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	 ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LĐ	AC	j	COMMENTS	;
* (032H)											 K1				NC1			 RRE					 AN			·	INR B.D.H	
*																												-
*	FF0	HCZ	-	IFF	-	1	1 	1	1	ED2	_	1	MEMR	1 	1	1	1	1 	1	1	1	1		0	1′5	;	DEFAULTS	;

GROUP	07	INR C	INR E	INR L

*	P	ROM	U7	PRO	8U M		1	PROM	U2				F	ROM (J5					PRO	1 U6			F	PROM U4	
*	٧		V	V	V	٧					V	¥					Y	٧					∀	٧		γ
*	8-7	6-5	4-1	8-6.	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71	
*																										
* ADDR	FÜ	FI	FGP	IMB	RGP	DOE	IRM	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	C5	LD	AC	; COMMENTS
*																										
(033H)	:FF1	STZ	ILR		R33						K1			NC2				RRE					BN		JZR05	JINR C∖E√L
*																										
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; DEFAULTS
*																										

* GROUP 04 : DOR BY DOR DY DOR HY DOR CY DOR EY DOR EY DOR AY DOX BY DOX DY DOX H

*	P	ROM	U7	PRO	1 U8		F	PROM	U2				F	ROM	U5					PRO	1 U6			İ	PROM U4			
*	٧		¥	٧	Y	٧					V	٧					V	٧					V	٧		٠¥		
*	8-7	6-5	4-1	8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71			
*																												
* ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS.	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	<i>i</i> (COMMENT	5
*																												-
(034H)	:FF1		CAS		RFF						K1												NAN	LD		; f	9CC = -	1
*																												
(010H)	:FF0	STZ	ALR		R33						KØ				NC1			RRE					AN		JZR04	;DC	R B, D,	Н
(011H)	:FF0	STZ	ALR		R 33						ΚØ			NC2				RRE					BN		JZR05	; D0	OR C.E.	L
(037H)	:FF0	STZ	ALR		R33						KØ												AN		JZR04	; D0	ЖA	
(01BH)	:FF1		ALR		R 33		IRW				KØ						EXT	RRE			IST	DBY	nan		JZR06	; D0	X B, D,	Н
*																												-
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	Ø	1′5	; [XEFAULT	5
*																												_

* GROUP 05 : INX B, INX D, INX H

*	PI	ROM (J7	PROF	4 U8		F	PROM	U2				Р	rom i	U 5					PRO	1 U6			- 1	PROM U4		
*	٧		V	٧	V	٧					V	٧					V	٧					Y	٧		٧	
*	8-7,	6-5.	4-1	8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71		
*																											
* ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	; COMMENTS	,
*																											•
(035H)	:FF1		ILR		R33		IRN				K1						EXT	RRE			IST	DBY	an		JZR06	; INX B. D. H	ł
*																											
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; DEFAULTS	į
*																											•

* GROUP 06 : INR A

*	Pi	rom (J7	PRO	1 U8		ŀ	PROM	U2				Ρ	ron i	J5					PROP	1 U6			F	ROM U4		
*	٧		Y	٧	V	٧					V	V					V	٧					V	٧		¥	
*	8-7.	, 6-5,	4-1	8-6	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71		
*																											
* ADDR	F0	FΙ	FGP	IMB	RGP	DOE	IRW	ADL.	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	;	COMMENTS
*																											
(036H)	:FF1	STZ	ILR		RCC						K1												AN		JZR04	įΙ	NR A
*																											
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; }	DEFAULTS
*																											

* GROUP 08: MOV R1,R2; R1 = C, E, L; R2 = B, D, H

(038H);FF0 F0_2 R33 K1 RRE NAN JCC(138H); (138H); TZR R33 IRW KD NC2 EXT RRE IST NAN JZR06 ; MOV R1,R2 * ;R1=C,E,L * ;R2=B,D,H

FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFRULTS

* GROUP 09: STA

* FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

EJECT;

* GROUP GA: DAD B, D, H; SPHL; PCHL; XCHG; MOV(B, D, H); (B, D, H); MOV(C, E, L); (C, E, L)

IRW

K1

--- --- ---* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | ; COMMENTS NAN LD (03AH):FF1 ILR R33 K1 RRE (01AH):FF0 STC ALR R22 IRW ΚØ EXT IST DBY BN JZR07 ; DAD B, D, H IST DBY AN JZR06 ; SPHL (01CH):FF1 SDR R33 IRW ΚØ EXT R44 JCC(13DH); PCHL (01DH):FF1 SDR ΚØ DBY AN (130H):FF0 LMI NAN JCR(131H); R44 K1 EXT (131H): NOP RFF K1 EXT NAN JCR(130H); ADL (130H):FF1 LMI R44 K1 DBY AN JCR(132H);

(132H):FF1 LMI R44

EXT

JZR06 ;

ist dby an

(0CFH) (11FH) (119H) (139H)	:FF1 :FF0		SDR ILR SDR ILR SDR		R99 R11 R22 R99 R11		IRW				KØ K1 KØ K1 KØ						EXT				IST	DBY DBY	NAN		JCC(0CF JCC(11F JCR(119 JCC(139 JZR06;	H); H);	XCHG
* (01 4H)	:FF1		SDR		R00		IRW				KØ				NC1		EXT				IST		AN		JZR06;	MO	V B, (D, H)
* (015H)	:FF1		SDR		R11		IRW				K0				NC1		EXT				IST		AN		JZR 0 6;	MO	V D. (B. H)
* (016H)	:FF1		SDR		R11		IRW				ΚØ				NC1		EXT				IST		AN		JZR06;	MO	V H. (B, D)
* (017H) *	:FF1		SDR		R00		IRW				KØ			NC2			EXT				IST		AN		JZR 9 6;	MO	V C. (E.L)
* (018H) *	:FF1		SDR		R11		IRW				KØ			NC2			EXT				IST		AN		JZR06;	MO	A E' (C'F)
* (019H) *	:FF1		SDR		R22		IRW				KØ			NC2			EXT				IST		AN		JZR06;	MO	A T' (C'E)
* (07CH) *	:FF1		LDI		REE		IRW			ED1	KD						EXT				IST		AN		JZR06; M	0V (A (C.E.L)
	:FF1		LDI		REE		IRW				KD						EXT		-~-		IST		AN		JZR06; M	0V I	Ә. (В, D, H)
*	FF0	HCZ	-	IFF	_	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	;	DEFAULTS
* * * * ADDR	8-7. F0	6-5, FI 	4-1 FGP	8-6, IMB	5-1 RGP	8,	7, 	6,	5, 	4,	3-1	8,	75,	4,	3,	2,	1	8,	7, 	6, 		4,	3-1	8,	71		COMMENTS
* *	 FF0	 HCZ	 -	 IFF	RFF 	 1	1	1	1	 ED2	 KM 	 1	 MEMR	 1	 1	 1	EXT						 An		JCC(03A	— - Н); — -	LDA DEFAULTS
* * * * GROU * *	 FF0 UP 0(PF V	HCZ	 THL 17	IFF	RFF - 1 U8 V	1 	1 f	1 ROM	1 02	ED2	V	1 	MEMR P	1 ROM (1 	1	EXT 1	1 	1	1 PROM	1 106	1	V	 0	JCC(03A	— - Н); — ; —— ;	*******
* * * * GROU * * * *	 FF0 UP 0(PF V 8-7,	HCZ : > ROM U	 (THL)7 V 4-1	 IFF PROM V 8-6,	RFF 1 U8 V 5-1	1 8,	1 7,	1 PROM	1 02 5,	ED2	 KM - 3-1	1 8,	MEMR P	1 	1 1 	2,	EXT 1	1 1 	7,	1 PROM	1 106	4,	V 3-1	 0 Y 8,	JCC(03A 1'5 2'ROM U4 71	H); ; ;	DEFAULTS
* * * * GROU * * * *	FF0:FF0:FF0	HCZ ROM L 6-5,	 (THL)7 V 4-1	PROM V 8-6,	RFF - 1 US 5-1 RGP R33	1 8,	1 F	1 ROM 6, ADL	1 02 5,	ED2		1 1 8,	MEMR P	1 RROM I 4,	1 1 	2, CCR	V 1 V 1 EXT	1 1 	7,	1 PROM	1 1 1 06 5,	4, DBY	AN	 6 8,	JCC(03A 1'5 2'ROM U4 71	 H); ; ·	DEFRUILTS COMMENTS XTHL

(10EH):FF0

(11EH):FF0

(11DH):

(11CH):

DSM

LMI

NOP

NOP

(11BH):FF1 LMI

R33 DOE ADL

RFF DOE ADL

R33 D0E

RFF DOE

R44 D0E

KØ.

K1

K1

ED1 K1

ED1 K1

EXT

EXT

CCR EXT

MEMW

MEMW

MEMW

MEMI

MEMW

JCR(11EH);

JCC(11EH);

JCR(11CH);

JCR(11CH);

JCR(11BH);

JCR(11AH);

DBY NAN

NAN

NAN

NAN

DBY AN

(11AH)):FF1	L	1I	R44			ADL			K1											DBY	AN		JZR07	;
*																									
(0C0H)	:FF0	Ц	1I	R44						K1						EXT						NAN		JCC(130	H); NON-CALL
*	THE AE	OVE :	INSTRI	JCTION	1 IS	EXECU	JTED	FOR	R C	ONDIT	IONA	L CALL	IN	WHICH	THE	CO	WDIT.	ION	IS N	IM TO	ET.			(TO 130	@ GP OA)
*																									
*	FF0 H	icz -	- IFI	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; Defaults

EJECT; GROUP 11: JMP PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 PROM U4 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS AN JCC(111H); JMP (041H):FF1 CSR R44 IRW K1 EXT RFF IRW EXT NOP K1 JCR(110H); (111H): NAN (110H):FF0 R44 KIR NC2 JCR(113H); LMI ADL NAN LMI R44 (113H):FF0 KIR NC1 CCR EXT NAN JCR(112H); R44 (112H):FF1 LMI K1 DBY AN JCC(132H); R44 EXT ist dby an IRW JZR06 ; (132H):FF1 LMI K1 EXT (001H):FF0 LMI R44 NAN JCC(131H); NON-JMP THE ABOVE INSTRUCTION IS EXECUTED FOR A CONDITIONAL JUMP IN WHICH THE CONDITION IS NOT MET. (TO 131 @ GP @A) ---FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1/5 ; DEFRULTS

GROUP 14: RET

PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 PROM U4 V-----V V-----V V----8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD AC * COMMENTS R33 (044H):FF1 LMI EXT DBY AN JCR(042H); RET K1 (043H): NOP RFF K1 EXT NAN JCR(042H); (042H):FF1 LMI R33 ÄDL K1 DBY AN JCR(041H); (0 GP 11) (0C4H): RFF IRW EXT JZR06 ; NON-RET NOP K1 IST NAN THE ABOVE INSTRUCTION IS EXECUTED FOR A CONDITIONAL RETURN IN WHICH THE CONDITION IS NOT MET. FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

91

GROUP	45	rar

*						V					V	V	•	ROM (V	V			1 U6		U		PROM U4	U
-				•		•					-	•						•						•	71	•
*																										
•	Fü	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* COMMENTS
* (045H)	:FFC	STC	SRA		REE		IRW				 K1						EXT				IST		BN		JZR07	; RAR
*	FF0	HCZ		IFF	 -	1	1	1	1	ED2	-	1	MEMR	1	1	1	i	1	1	1	 1	1	-	0	1′5	; defaults

* GROUP 16: PUSH B. D. H. PUSH PSN

*		ROM			8U 1			PROM						ROM						PRO					PROM U4	11	
* *					5-1				5,				75,												71	-γ	
* * ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	 ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	 LD2	 5JM	 IST	DBY	CS	LD	AC	*	COMMENTS
* (046H) *	:FF0		DSM		R33						KØ								LD2			DBY	NAN	LD	; (T0	0C6	5 OR (9CD)
(0C6H) (0C9H)			ILR LMI		R33 R33		IRW				K1 K1						EXT	RRE					nan Nan		JCR(0C9) JCR(0C8)		* PUSH B.D.H
(0C8H) (0C7H)			DSM LMI		R33 R33	DOE DOE		ADL			KØ K1		MEMW Memw				EXT					DBY	nan Nan		JCR(007) JCC(127)		(@ GP.0C)
* (0CDH)			ACM		RCB		IRW				K1		uan				EXT						NAN				Push Psh
(0CCH) *		 HCZ		 IFF	R33 	 1	 1	 1	 1	 ED2	K1 	 1	NOP MEMR	 1	 1	1	 1	 1	 1	 1	 1	 1	NAN 	 0	JCR(0C8I		DEFRULTS

* GROUP 17: MVI M

k k		ROM (8U M		-	ROM			U	U	•	ROM I			U	U		PRO			U		PROM U4	.u	
	•		•	•	•	•					•	•					•	•					•	•	71	Ţ	
∤ ADDR	F0	FI	FGP	IMB	RGP	DOE	 IRW	ADL	 FRW	 ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	 LD2	 5JM	 IST	DBY	CS	LD	AC	* 0	COMMENTS
047H) 117H) 116H)	:FF1		LMI LDI DSM		R22 RFF R44	DOE	IRW	ADL			K1 KIR KIR		MEMW				EXT					DBY	NAN AN NAN		JCC(117H JCR(116H JCR(11BH	D;	
:		HCZ				_	_	_	1			-	MEMR	1	1	1	1	1	1	1	1	1	-	 0	1′5	; D	EFAULTS

```
EJECT;
* GROUP 18: NOP

        PROM U7
        PROM U8
        PROM U2
        PROM U5
        PROM U6
        PROM U4

        V------y
        V------y
        V------y
        V------y

  8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7---1
                     ___ ---
* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | * COMMENTS
K1
                                                         EXT
                                                                 IST
  --- --- --- --- --- --- --- --- --- --- ---
   FF0 HC2 - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS
  GROUP 19: LXI B, D, H, SP

        PROM U7
        PROM U8
        PROM U2
        PROM U5
        PROM U6
        PROM U4

        V------V
        V------V
        V------V
        V------V
        V------V

    8-7.6-5.4-1 8-6.5-1 8, 7, 6, 5, 4, 3-1 8, 7--5. 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1
* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | * COMMENTS
DBY NAM JCC(0A9H); LXI B, D,
(049H):FF0 CSR
                                                             RRE
                                                                         (T0 0A9 @ GP 28) H<sub>2</sub> SP
  FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFRULTS
EJECT;
  GROUP 1A: RST
                                                                PROM U6
                                                                                PROM U4
     PROM U7 PROM U8 PROM U2 PROM U5
     8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1
* ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA | NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | * COMMENTS
(04RH):FF0
               R33
                                    KØ.
                                                                                  JCC(10AH); RST
(10AH):FF0
               R33
                                                                            NAN
                                                                                JCR(107H);
         LMI
                                   K1
(107H):FF0
               RFF
                                                         EXT
                                                                         DBY NAN
                                                                                  JCR(106H);
```

93

DBY NAN

DBY NAN

nan

an

AN

CS1 JCR(104H);

JCR(10CH);

JCR(109H);

JCR(108H);

JCR(105H);

JCR(10BH);

EXT

KIR MEMW NC1 CCR EXT

KD.

R44 KØ NSTAT
R33 DOE ADL KD MEMW
R33 DOE K1 MEMW

CSR R44 DOE ADL ED1 K1 MEMW LMI R44 DOE ED1 K1 MEMW

LDI

ALR

DSM

LMI R33 DOE

LDI IC7 RFF DOE

(106H):FF0

(10CH):FF0

(10BH):FF0

(109H):FF1

(108H):FF1

(105H):FF0

				PRO				PROM				ROM I					PROP					PROM U4		
			•	•		-					75,				•							71	•	
addr	F0	FI	FGP	IMB	RGP		IRW		ED1		SWPA			EXT	 RRE	 LD2	 SJM	 IST	DBY	CS	LD	AC	*	COMMENT
14BH)	FF1		ILR		RCC				 	K1	 		 							NAN	LD	; MOV	R, A.	ARITH
12H); IC2H);			ALR ILR		RCC RCC		IRW			K0 K1				EXT				IST		an an		JCC(ØC2 JZRØ6	2H); ;	RLC
113H)	FFC	STC	ALR		RCC		IRW			KØ				EXT				IST		AN		JZR07	j	RAL
1EH)	FF0		LMI		R33		IRW			K1				EXT	RRE					NAN		JCC(12E	H);	
)61H))60H)			AIA ILR		REE RCC			ADL		KM K1			CCR	EXT						an Nan		JCR (066 JZR08; (
63H) 62H)		SCZ	AIA ILR		REE RCC			ADL		KM K1			CCR	EXT						an Nan		JCR (062 JZR08; (
165H) 164H)		SCZ	AIA ILR		REE RCC			ADL		KNM K1			CCR	EXT						ncn Nan		JCR (064 JZR08; (
167H) 166H)			AIA ILR		REE RCC			ADL		KNM K1			CCR	EXT						NCN NAN		JCR (066 JZR08; (
69H); 68H);			ANI ILR		ree RCC			ADL		KM K1			CCR	EXT						CS1 NAN		JCR (068 JZR08; (
16BH) : 16AH) :			XNI ILR		REE RCC			ADL		KNM K1			CCR	EXT						CS1 NAN		JCR(06A JZR08; (
)6DH) ;)6CH) ;			ORI ILR		REE RCC			ADL		KM K1			CCR	EXT						CS1 NAN		JCR(06C JZR08; (
6FH): 6EH):			ILR AIA		RCC RFF		IRW	ADL		K1 KNIR				EXT						nan NCN		JCR(06E JZR08; (
08H)	:FF1		LMI		R44		IRN			KD				EXT				IST	DBY	AN		JZR06;		
7FH) :	FF1		LDM		REE		IRW			KD				EXT				IST		AN		JZR06	j	MYI A

* GROUP 10: MOV MUR: WHERE R = AU BU CU DU EU HU L.

PROM U7 PROM U8	PROM U2	PROM U5	PROM U6	PROM U4
VV VV V	V \	/V	V	Y YY
8-7, 6-5, 4-1, 8-6, 5-1, 8,	7, 6, 5, 4, 3-1	8, 75, 4, 3, 2, 1	8, 7, 6, 5, 4, 3-1	8, 7 1

*																												
* ADDR	F0	FI	FGP	IMB	RGP	D0E	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	*	CO	MMENTS
*																												
(04CH)	:FF0		LMI		R22						K1									SJM			nan		JCC(12)	CH);	MO	V MLR
(120H)	:FF0		ILR		R 33		IRW				K1						EXT	RRE					NAN		JPX(12	9H);		
(12FH)	:		NOP		RFF		IRW										EXT						NAN		JCR(12	EH);	R=C	ELA
(12EH)	.FF1		DSM		R44	DOE		ADL		ED1	KØ		MEMW									DBY	NAN		JCR(12	1H);	(0	GP OC)
(12BH)	:		NOP		RFF		IRW				K1						EXT						NAN		JCR(12	AH);	R=	B, D, H
(12AH)	:FF1		DSM		R44	DOE		ADL			KØ		MEMW									DBY	NAN		JCR(12	9H);		
(129H)	:FF1		DSM		R44	DOE					KØ		MEMW			CCR	EXT					DBY	AN		JCR(12	BH);		
(128H)	:FF1		LMI		R44						K1		NSTAT									DBY	an		JCC(08	BH);		
(088H)	:FF1		LMI		R44			ADL			K1										IST	DBY	AN		JZR07;			
*	FF0	HCZ		IFF		1	1	1	1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	;	DEI	AULTS

* GROUP 1D: MOV R1, R2; WHERE R1 = B; D; H; AND R2 = C; E; L.

PROM U7	PROM U8		PROM	U2				PR	0M L	15					PROM	1 U6			P	ROM U4	
VV	YY	٧				V V	/					V	٧					Y	٧	V	
8-7, 6-5, 4-1	8-6,5-1	8, 7	7, 6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71	

T																										
* ADDR	Fû	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	K5	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* COMMENTS
*																										
(Ø4DH)	:FF0		CSRII	_R	R33						K1							RRE					NAN		JCC(100H);
(10DH)	:		F5		R33		IRW			ED1	KD				NC1		EXT	RRE			IST		nan		JZR06	;
*																										
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	; DEFAULTS

GROUP	1F·	FI	(FNRR) F	INTERRUPTS)

	Ρ	rom i	U7	PRO	1 U8		ſ	PROM	U2				P	ROM (J5					PROF	1 U6			F	rom u4	
	Y		Y	٧	V	٧					V	٧					V	٧					¥	٧	γ	
	8-7	6-5.	4-1	8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71	
addr	F0	FΙ	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* COMMEN

* HUUK	ro	1 1	i Ui	THO	MOL	DOE	TEM	HUL	L L'M	EDI	V2	154	DMED	NUZ	MOT	CCK	EVI	KKE	11/2	Dali	121	וסע	U	LV	nu ·	· COMMENTS
*																										
(04EH)	:FF0		NOP		RFF		IRW				K1	IER					EXT						NAN		JCC(13EH):	(@ GP 1F)
*																										
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	DEFRULTS

GROUP 1F: DI (DISABLE INTERRUPTS)

*	M	KUM	07	PKU	1 U8		ł	PRUM	02				P#	(UM (J5					PRUM	1 06			-	Prom U4		
*	V		V	٧	V	V					V	٧					Y	٧					\	/ V-		-V	
*	8-7.	6-5	, 4-1	8-6	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71		
*																											
*																											
* ADDR	FO	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS.	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* 00	MMENTS
*																					<u>-</u>						
(04FH)	:FF1		NOP		RFF		IRW				K1	IER					EXT						CS0		JCC(13F)	t); DI	
(13FH)	:		NOP		RFF		IRW				K1						EXT						NAN		JCR(13E)	1);	
(13EH)	:FF1		LMI		R44			ADL			K1									SJM		DBY	AN	LD	JPX	j	
* PREV	10US	2 I	NST.	ARE	A FE	TCH	IDEN'	TICAL	. TO	007	RND	<i>006,</i>	EXCEPT	FOR	? THE	E ABS	FNCE	OF	"151	r" T0	PRE	VENT	T INT	FRRI	LIPTS		

FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 - 0 1'S ; DEFRULTS

GROUP 20: DAR (DECIMAL ADJUST ACCUMULATOR)

*																												
*	P	ROM	U7	PRO	8U M		1	PROM	U2				P	ROM I	J 5					PRO	1 U6			F	PROM U4			
*	٧		V	¥	V	¥					V	٧					Y	V					V	٧		V		
*	8-7	6-5	. 4-1	8-6.	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	7:	1		
*																												
*																												
* ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS.	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS.	LD	AC	*	COMME	:NTS
*																												
(050H)	:FF1		ILRA	CM	RCB						K1												NAN		JCC(0A	θH);	DAA	
(0A0H)	:FF0	SCZ	AIA	199	RFF						KØ				NC1								AN		JCC(0B	∂H);		
(080H)	:FF0		ORM		RBB						Κ0			NC2									CS0		JCR(0B	1H);		
(0B1H)	:FF0	SCZ	ILR		RCC					ED1	K1				NC1					SJM			AN		JCE(0A	(H1		
(0A1H)	:FF1		LDI	IBB	RFF						KØ			NC2									AN	LD	; (T0	0 28	@ GP	91)
*																												
*	FF0	HCZ	_	IFF	-	1	1	1	1	ED2	_	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	j	DEFAU	JLTS

GROUP 21: CMC (COMPLIMENT CARRY)

*		ROM I				V					U	U		ROM			U	U		PRO					PROM U4	_U	
	•			•	•						,	•					•	•					•	•	71	•	
* * ADDR	F0	FI	FGP	IMB	RGP	DOE	 IRW	 ADL	 FRW	 ED1	KS	IER	SWPA	NC2	NC1	 CCR	EXT	 RRE	 LD2	 5JM	IST	DBY	CS	LD	AC AC	*	COMMENTS
* (051H) (151H)		STC	CAS SRA		RFF RFF		IRW	600 ani			K1 K1						EXT				IST		nan Nan		JCC (151) JZR07	 {};	CMC
*	FF0	HCZ		IFF	_	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1'5	. ـــ. ز	DEFAULTS

EJECT; * GROUP 22: ADD M. ADC M. SUB M. SBB M. ANA M. XRA M. ORA M. CMP M. * PROM U5 PROM U6 * PROM U7 PROM U8 PROM U2 PROM U4 4: 8-7, 6-5, 4-1, 8-6, 5-1, 8, 7, 6, 5, 4, 3-1, 8, 7--5, 4, 3, 2, 1, 8, 7, 6, 5, 4, 3-1, 8, 7--1 * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA | NC2 NC1 CCR EXT RRE LD2 SJM IST DBY | CS | LD | AC | * COMMENTS (052H):FF0 R44 ΚØ DBY NAN JPX(055H); ARITH M DSM **EXT** JCR(054H); NAN (055H):FF0 LMI R22 IRW K1 (054H):FF1 ADL DBY NAN JCC(094H); LMI R44 K1 JPR(0E0H); (ROM = E)(094H):FF0 ILR RCC K1 NAN (0E1H):FF0 SCZ AIA CCR EXT AN JCR(0E0H); ADD M RFF ΚM (0E0H):FF1 SDR RCCFRW KØ. NSTAT 157 AN JZR06; (0E3H):FFC SCZ AIA CCR EXT AN JCR(0E2H); ADC M REF KM (0E2H):FF1 SDR RCC FRW ΚØ **NSTAT** IST AN JZR06; (0E5H):FF0 SCZ AIA RFF KNM CCR EXT NCN JCR(0E4H); SUB M (0E4H):FF1 SDR RCC FRW KØ IST AN JZR96; (0E9H):FFC SCZ AIA RFF KNM CCR EXT NCN JCR(@E8H); SBB M (0E8H):FF1 SDR RCC FRW ΚØ **NSTAT** IST AN JZR06; (0E7H):FF0 SCZ F5 RFF KM CCR EXT C51 JCR(0E6H); ANA M (0E6H):FF1 SDR RCC FRW ΚØ **NSTAT** IST AN JZR06; (0EBH):FF0 SCZ XNI RFF KNM CCR EXT CS1 JCR(@EAH); XRA M (0EAH):FF1 SDR RCC FRW KØ **NSTAT** IST RN JZR06; (0EDH):FF0 SCZ F6 RFF CS1 JCR(ØECH); ORA M KM CCR EXT (0ECH):FF1 SDR FRW RCC KØ NSTAT IST AN JZR06; (0EFH):FF0 SCZ AIA RFF JCR(OEEH); CMP M KNM CCR EXT NCN (ØEEH):FF1 FRW NOP NSTAT IST R00 K1 an JZR06;

97

EJECT. GROUP 23: LDAX, MOV A M. 8-7,6-5,4-1 8-6,5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | * COMMENTS NAN JCC(0F3H);
NAN JCR(0F2H);
DBY NAN JCR(0F1H);
AN JCR(0F0H);
IST DBY AN JZR06; (053H):FF0 LMI R33 IRW K1 (0F3H): NOP RFF IRW K1 (0F2H):FF0 D5M R44 ADL K0 (0F1H):FF1 LDI REE KM ext rre EXT EXT (0F1H):FF1 LDI REE KM (0F0H):FF1 LMI R44 K1 NSTAT FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS GROUP 27: HLT (HALT) PROM U7 PROM U8 PROM U2 PROM U5 PROM U6 PROM U4 8-7, 6-5, 4-1 8-6, 5-1 8, 7, 6, 5, 4, 3-1 8, 7--5, 4, 3, 2, 1 8, 7, 6, 5, 4, 3-1 8, 7--1 ___ ___ * ADDR FO FI FGP IMB RGP DOE IRW ADL FRW ED1 KS | IER SWPA NC2 NC1 CCR EXT RRE LD2 SJM IST DBY CS LD | AC | * COMMENTS K1 K1 HLTA EXT NAN JCR(056H); HLT (056H): NOP RFF IST NAN JZR01; * FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'5 ; DEFAULTS

*	-	ROM			4 U8		F							ROM (PRON					ROM U4	
* *	•		•	•	•							•					•	•					•	•	71	٧
k																										
* ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS.	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* COMMENTS
* (058H) *	FF1	- 	CSR		R99						K1								LD2				AN	LD	/TA AR	; in out For 089)

(ØBFH)			LMI		R99						KM					CCR	EXT						NAN			0BEH		IN
(ØBEH)	:FF0		DSM		R44			ADL			KØ		IOR										nan			0BBH		
(ØBBH)	:FF1		LMI		R44						K1		IOR									DBY	AN		JCR(OBDH	Di	
(0BDH)	:FF1		LDI		REE						ΚM		10R				EXT						RN		JCR	0BCH	l);	
(ØBCH)	:FF1		LMI		R44			ADL			K1											DBY	AN		JZR	17;		
(0 B9H)	:FF0		LMI		R99						KM					CCR	EXT						NAN		JCR	0B8H	();	OUT
(0B8H)	:FF0		ILR		RCC						K1		nstat										nan		JCR(OBAH	();	
(ØBAH)	:FF0		DSM		R44	DOE		ADL			KΘ		IOM									DBY	NAN		JCR	0B7H	() ;	
(087H)	:FF1		LMI		R44	DOE					K1		IOM			CCR	EXT					DBY	an		JCR(0 B6H	();	
(0B6H)	:FF1		LMI		R44			ADL			K1											DBY	AN		JZRE	17 ;		
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	_	0	1′	5	;	DEFAULTS

GROUP 29: SHLD (STORE H & L DIRECT). STA (STORE A DIRECT)

*		Rom		PROM				PROM						ROM						PRO					PROM U4			
*			•	•	•	•						•					•	•						-		٧		
*	8~7.	, 6-5	, 4-1	8-6,	5-1	8,	7,	6,	5,	4,	3-1	8,	75,	4,	3,	2,	1	8,	7,	6,	5,	4,	3-1	8,	71			
*																												
*																												
* ADDR	F0	FΙ	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS.	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	* (OMMEN	15
*																												
(059H)			ILR		R33						K1							RRE					NAN		JCC(0F9H		LD, S	ſΑ
(0F9H)	:FF1		CSR		R99		IRW				K1						EXT						AN		JCR(0F8H);		
(0F8H)	:FF0		LMI		R99			ADL			KIR			NC2									nan		JCR(0FBH);		
(ØFBH)	:FF0		LMI		R99						KM				NC1	CCR	EXT						NAN		JCR(0FAH);		
(ØFAH)	:FF1		LMI		R99	DOE		ADL		ED1	K1		MEMW									DBY	AN		JRL(0FCH); (R	OH = 1	F)
*																									(TO 0F	D OR	(OFF)	
(0FDH)	:FF0		LMI		R99	DOE				ED1	K1		MEMM				EXT						NAN		JCR(@FCH); 5	HLD	
(ØFCH)	:		NOP		RFF	DOE		ADL			K1		MEMW										NAN		JCR(@F5H);		
(0F5H)	:FF1		LMI		R44	DOE					K1		MEMW			CCR	EXT					DBY	NAN		JCR(0F4H);		
(0F4H)	:FF1		LMI		R44			ADL														DBY	AN		JZR07;			
(ØFFH)	:FF1		LMI		R44	DOE				ED1	K1					CCR	EXT					DBY	AN		JCR(ØFEH); 5	TA	
ZOCCUS	.rra		1 147		644			200.1			17.4											661	ON		17007			

FF0 HCZ - IFF - 1 1 1 1 ED2 - 1 MEMR 1 1 1 1 1 1 1 1 1 - 0 1'S ; DEFAULTS

k K ADDR K	F0	FI	FGP	IMB	RGP	DOE	IRM	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	*	COMMENTS
(05AH)	: FF1:		ILR		R00						K1 -												NAN		JCC(15A	H);	MUL
(15AH)	:FF1		ILR		RCC						K1												Nan		JCR(15B	H);	
(15BH)	:FF1		CSR		RCC						K1				NC1								AN		JCR(15D	;(H	
(15DH)	:FF0	STZ	SRR		REE		IRW				K1					CCR	EXT					DBY	CN		JCR(150	ίCΗ	
(15CH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(15E	H);	
(15EH)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCR(15F	H);	
(15FH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCC(16F	H);	
(16FH)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCR(16E	H);	
(16EH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(16D	H);	
(16DH)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCR(16C	(H	
(16CH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(16B	();	
(16BH)	:FFC	STC	SRR		REE						K1		NSTAT									DBY	CN		JCR(16A	1);	
(16AH)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(169	Ð,	
(169H)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCC(159	1);	
(159H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(158	ł);	
(158H)	:FFC	STC	SRA		REE						K1		NSTRT									DBY	CN		JCC(118	1);	
(118H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCR(114)	Ð;	
(114H)	:FFC	STC	SRA		REE						K1		NSTAT									DBY	CN		JCC(134)	Ðï	
(134H)	:FF0	STC	AIA	102	REE						KD		NSTAT		NC1								AN		JCC(144	();	
(144H)	:FFC	STC	SRA		REE						K1		nstat									DBY	CN		JCR(145	();	
(145H)	:FF1		SDR		R99						ΚØ		NSTAT										AN		JCR(146)	Đ;	
(146H)	:FF1		ILR		RCC						K1		NSTRT										NAN		JCR(147)	Ðï	
(147H)	:FF1		SDR		R00						KØ		NSTAT										AN		JCR(148	Đ;	
(148H)	:FF1		ILR		R99						K1		NSTAT										NAN		JCR(14A	Ði	
(14AH)	:FF1		LDI		REE				-	ED1	KD		NSTAT								IST		AN		JZR06;		
k k	FF0	HCZ		IFF		1	1	1	1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	;	DEFAULTS

* *						U					U	U		ROM (U	U		PRO			U		PROM U4 		
													75,					-							71		
∗ ∗ ADDR	F0	FI	FGP	IMB	RGP	 DOE	 IRW	ADL	 FRW	 ED1	KS	IER	SWPA	 NC2	 NC1	 CCR	 EXT	 RRE	 LD2	SJM	 IST	DBY	CS	LD	AC	* COM	MENTS
* (05BH)	: FF1:		CSR		R33						K1							RRE					NAN		JCC(OABH)	LHLD,	LDF
(OABH)			LDI		RFF						ΚM						EXT						AN		JCR(@AAH)	;	
(DAAH)			LMI		RDD			ADL			K1												NAN		JCR(OADH)		
(OADH)			LMM		RBB						KM				NC1		EXT			SJM			NAN		JCR(OACH)		
(OACH) k	:FF1		LMI		RDD			ADL			K1											DBY	AN		JPX(0A0H) (TO 0AE		
(OAEH)	FF1		LMI		RDD						K1											DBY	AN		JCR(0A9H)	; LHLI)
(0A9H)	:		F5		R33						KM			NC2		CCR	EXT	RRE					NAN		JCR(0A8H)	;	
(0 0 8H)	FF1		LMI		R44			ADL			K1											DBY	AN		JCR(ORFH)	;	
(OAFH)	FF1		LDI		RFF						KM						EXT			SJM			AN		JCC(03FH)	; (@ GF	9F)
(0A3H)	FF1		LDI		REE						KM						EXT						AN		JCR(0A2H)	; LDR	
(0A2H)	FF1		LMI		R44			ADL			K1											DBY	AN		JCC(132H)	; (@ GF	9 (A)
k	FF0	HCZ		IFF		1	1	1	1	ED2		1	MEMR	1	1	1	1	1	1	1	1	1		 Я	1′5	DEF	HB TC

	. P	ROM	U7	PRO	1 08		ı	PROM	U2				P	ROM !	U5					PR0	M U6			F	PROM U4		
																									71	- ¥	
						DOE	IRN		FRW		KS.			NC2	NC1	CCR		RRE	LD2	SJM	IST	DBY			AC	*	COMMENT
: (5CH) :			DSM		R44						KØ									SJM			NAN		JCC(09 C	 {);	POP
99CH):	_		LMI		R 33		IRW				K1						EXT					DBY	AN		JPX(085		
)B5H) :			NOP		RFF		IRW				K1						EXT					0011	NAN		JCR(084)		
9 <mark>84H</mark>) : 983H) :			LMI		R33 RFF			ADL			K1 KM						EXT					DBY	nan AN		JCR(0831 JCR(0821		
овини: 3B2H):	–		LDI LMI		RFF R44			ADI			Kri K1						EVI					DBY			JLL (004)		(ROW = F
JUE 17 .	,,,		LIII		1777			THE			11.2																OR 007
M5H):	FF1		LDI		RFF						KM				NC1		EXT						AN		JCR(0A4	1);	POP B, D,
9A4H):			NOP		RFF						K1		NSTAT										nan				(ROM = 8
																											5 OR 086
(B4H	FF1		SDR		R00						ΚØ		NSTAT								IST	DBY	AN		JZR06	;	POP B
85H) :	FF1		SDR		R11						К0		nstat								IST	DBA	AN		JZR06	j	POP D
86H):	FF1		SDR		R22						KØ		NSTAT								IST	DBY	AN		JZR06	j	POP H
	NO	TE:	THE	ABO\	Æ 3	INST	RUCT:	LONS	COUL	D BI	E COM	BINE	D INTO	1 B	Y US	ING	"RRE	" ANI) RGF	=	"R33"	", Af	ND BY	PRO	GRAMMIN	P	ROM U-30
			FOR	POP	В,	POP I	D, A	and I	POP H	1 0	P-00 0	ES,	REGIST	ers '	"R00"	, "	R11",	ANI) "R2	22"	RESPE	ECTI	/ELY:				
						ST.							8		RRAY			RAY :									
							25.0	2000	00.0	VDEC	_	CONT	CNIT	n.	20101	יחח	DEC	TOTI	-6								
						ONIC		JUDE																			
						В		 C1		 3E	-	 Ø				 3)		3 (C)								
					POP	 В D	 (-				0 (E	3)))		 0 (C L (E))								
					POP POP	В D Н	 (C1 D1 E1		 3E 2E LE	_	 0 5			0 (E	3)))	 (1	0 (C L (E 2 (L)))								
	FF1	SCZ	LDI		POP	В D Н	 (C1 D1 E1		 3E 2E LE	-	 0 5			0 (E	3)))		0 (C L (E 2 (L)))								
	_				POP POP POP	В D Н	 (C1 D1 E1		3E 2E LE	- K m	 0 5 A			0 (E	3)))	 (1	0 (C L (E 2 (L)))			(JCE	ENA	BLES	PR1 F0F	P(OP PSW.)
1 86H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
1 86H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
1 86H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
A6H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
1 86H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
1 86H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
)A6H)			NOP	ans 400 Mb	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
3A6H) 	 FF0	HCZ	NOP	IFF	POP POP POP REE RFF	B D H		 C1 D1 E1	FRW	3E 2E LE	KM K1	 Ø 5 A	nstat 		0 (E 1 (I 2 ()	 3))) ())	EXT	3 (C L (E 2 (L		IST		(JCE	E ENA NAN	8LES	PR1 F0F JZR06	P(OP PSW.)
GROU	 FF0	HCZ	NOP	IFF	POP POP POP REE RFF	B D H	1	21 21 21 21 21	FRW	 ED2	KM K1 	0	NSTAT MEMR	1	0 (E 1 (I 2 (F	 33) >>> 4) 1	EXT1	3 (C L (E 2 (L 1	1	1ST 1	1	(JCI	E ENR NAN 	8LES 0	PR1 FOF JZR06 1/5	: P(OP PSW.)
GROU	 FF0	HCZ	NOP	IFF	POP POP POP REE RFF	B D H	1	21 21 21 21 21	FRW	 ED2	KM K1 	0	NSTAT MEMR	1	0 (E 1 (I 2 (F	 33) >>> 4) 1	EXT1	3 (C L (E 2 (L	1	1ST 1	1	(JCI	E ENR NAN 	8LES 0	PR1 FOF JZR06 1/5	: P(OP PSW.)
3A6H) GROU	 FF0 IP 2 P	D:	NOP	IFF (SET	POP POP POP REE CARR	B D H	1	1 	FRW 1	 ED2	- KM K1 	 0 5 A	NSTAT MEMR	1	0 (E 1 (I 2 (F	 33) >>> 1 1	EXT 1	3 (C L (E 2 (L))))	IST 1	1 106	(JCL 1	E ENR NAN 	BLES 0 P	PR1 FOR JZR06 1'5	: P(OP PSW.)
3A6H) GROU	 FF0 IP 2 P	D:	NOP	IFF (SET	POP POP POP REE CARR	B D H	1	1 	FRW 1	 ED2	- KM K1 	 0 5 A	NSTAT MEMR	1	0 (E 1 (I 2 (F 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 33) >>> 1 1	EXT 1	3 (C L (E 2 (L))))	IST 1	1 106	(JCL 1	E ENR NAN 	BLES 0 P	PR1 FOF JZR06 1/5	: P(OP PSW.)
GROU	 FF0 IP 2 P	D:	NOP	IFF (SET	POP POP POP REE CARR	B D H	1	21 21 E1	FRW 1	3E 2E LE ED2	KM K1	 0 5 A	NSTAT MEMR	1	0 (E 1 (I 2 (F 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 33) >>> H)	EXT 1	3 (C L (E 2 (L))))	IST 1	1 106	(JCL 1	E ENR NAN 	BLES 0 P	PR1 FOR JZR06 1'5	: P(OP PSW.)
AGH)	FF0 IP 2 P Y 8-7	D: ROM	NOP	IFF (SET PRON V 8-6,	POP POP POP REE RFF 	B D H	1	21 21 21 21 21 21 21 21 21 21 21 21 21 2	FRW 1	2E 2E LE ED2		0 5 A	NSTAT MEMR	1	0 (E 1 (E 2 (F) 1	 3))) +) 1	EXT1	9 (C 1 (E 2 (L 1	7,	PRO/ 6,	1 106	(JCI	E ENR NAN - 3-1	P Y	PR1 FOR JZR06 1/5 ROM U4	? P(; ; ;	DEFRULT
GROU	 FF0 IP 2 P Y 8-7 F0	D: ROM	NOP	IFF (SET PROPY 4 8-6,	POP POP POP REE RFF 	B D H	1 1 7,	21 21 21 21 21 21 21 21 21 21 21 21 21 2	FRW 1 1 U2 5,	### April 19		0 5 A	NSTAT MEMR PI 75.	1 1 4,	0 (E 1 (E 2 (F) 1	 3))) +) 1	EXT	9 (C 1 (E 2 (L 1	7,	PRO/ 6,	1 U6 5,	4,	E ENR NAN V 3-1	P Y	PR1 FOR JZR06 1/5 ROM U4 71	* P(DEFRULTS
GROU	 FF0 P 2 P 8-7	D: ROM ,6-5	NOP	IFF (SET PRON Y 8-6, IMB	POP POP POP POP POP REE CARR CARR US 5-1	B D H	1 1 7,	21 21 21 21 21 21 21 21 21 21 21 21 21 2	FRW 1 1 5,	### April 19		0 5 A	NSTAT MEMR PI 75,	1 1 4,	9 (F 1 (F 2 (F) 1 1 3,	2, CCR	EXT1	9 (C 1 (E 2 (L 1	7,	PRO/ 6,	1 106	4,	E ENR NAN - 3-1	P Y	PR1 FOR JZR06 1/5 ROM U4	* P(

* *	PI V	ROM (J7 	PRO	8U M	11		PRO	OM UZ	2			11	P	ROM	U5		U	U		PRO	M U6			u	PROM U4	u	
				•	•	•							•													?1	٧	
* * ADDR *					RGP	DOE	1R	W AC		RW E	ED1								RRE	 LD2	SJM	IST	DBY	CS	LD	AC	* 0	OMMENT:
 (05EH) :			DSM		R44							KØ									5JM		DBY	NAN		JCC(0CEH);	
(0CEH):	:FF1		LMI		R22		IR	Ы				K1						EXT						NAN		JPX(000H		
k Zananio												17.4	•								(TO)	OCB,	0 01.		. 0	D3, 0 D9,		
(00BH) :			NOP		RFF			M				K1						EXT					ADU	NAN		JCR(OCAH		
(0CAH) : *	:771		LMI		R44			AC	/L			K1											DRA	AN		JPR(000H (TO 000		
* (0DDH):	·FF4		LDI		RFF							KM						EXT						AN		JCR(0DCH		
(ODCH):					RDD							K1						L 111						AN		JCR(0DEH		
		212	1LIV		Nev							11.2														VOI((ODE)	,, ,,	O/41 E/
(00FH):	:FF0	STZ	LDI		RFF							KM						EXT						AN		JCR(0DEH); D	CR M
(ØDEH):	:		NOP		RFF	DOE			FF	RM		K1		MEMN										NAN		JLL(0F4H); (T	0 0 F7)
(0F7H):	:FF1		LMI		R44	DOE						K1		MEMW				EXT					DBY	AN		JCR(0F6H);	
(0F6H):	:FF1		LMI		R44			AC	L			K1											DBY	AN		JZR07;		
(0 D1H) :	· E E 4		LDI		RFF							KM						EXT						AN		TCD/QDGU	. M	0U D M
(0D0H):			SDR		ROO							KO		NSTAT		NC1		EVI				IST		AN		JCR(0D0H JZR06;	/) []	OARU
.000117.	.111		DUN		1,00							NO		NOIIII		HOT						151		184		JZKOOJ		
(0 D7H):	:FF1		LDI		RFF							KM						EXT						AN		JCR(006H); M	OV C M
(ØD6H) :	:FF1		SDR		R00							KØ		NSTAT	NC2							IST		AN		JZR06;		
(003H):	–		LDI		RFF							KM						EXT						AN		JCR(0D2H); M	OV D M
(0 D2H) :	:++1		SDR		R11							KØ		nstat		NC1						IST		AN		JZR06;		
(ØD9H) :	·FF1		LDI		RFF							KM						EXT						AN		JCR(0D8H	۱۰ Ma	NU E M
(000H):			SDR		R11							KØ		NSTAT	NC2			EO 1				IST		AN		JZR96;	// 11	07 E 11
			2011											.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1102							121				021007		
(0 D5H) :	:FF1		LDI		RFF							KM						EXT						AN		JCR(0D4H); M	M H VO
(ØD4H):	:FF1		SDR		R22							KØ		NSTAT		NC1						IST		AN		JZR06;		-
/ SE SIL!																												
(ØDBH): «abou»:			LDI		RFF							KM KA			No.			EXT						AN		JCR(ODAH)); M	DAFW
(0DAH) : •	.rr1		SDR		R22 FEC. N	OTE -	cor	epe	um o	ne.		KØ ' or c	0.004	NSTAT Notes		Thi T	nio.	cocec				IST		AN		JZR06;		
ķ			mult		N	UIE 	ruk 	uKL 	UP 2	۵U. 	11	nL5 	u AP) 	PLIES	neke 	TM	MU 	umbeb). 									
ł:	FFA	HC7	_	IFF	_	4	4	4	4		no.	_	4	MEMR	4	4	4	4	4			4				1′5	. N	FAULTS

* GROUP 2F: CMA (COMPLIMENT ACCUMULATOR)

PROM U7 PROM U8	PROM U2	PROM U5	PROM U6	PROM U4
Y		VV	¥	-4 4
8-7, 6-5, 4-1, 8-6, 5-1, 8,	7, 6, 5, 4, 3-1	8, 75, 4, 3, 2, 1	8, 7, 6, 5, 4, 3-	1 8 71

*																											
* ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	${\sf RRE}$	LD2	SJM	IST	DBY	CS	LD	AC	*	COMMENTS
*																											
(05FH)	:FF0		CMA		REE		IRW				K1						EXT				IST		NAN		JZR06	;	CMA
*																											
*	FF0	HCZ	_	IFF	-	1	1	1	1	ED2	-	1	MEMR	1	1	1	1	1	1	1	1	1	-	0	1′5	j	DEFAULTS

GROUP 41: DIV (DIVIDE) OP-CODE = FD (HEX)

SETUP CONDITIONS

DIVISOR IN A-REG DIVIDEND IN C-REG RESULTANT CONDITIONS

QUOTIENT IN C-REG REMAINDER IN B-REG

DIVISOR IN A-REG (UNCHANGED)
CARRY FLAG (CY) CONTAINS LSB OF QUOTIENT
HALF CARRY FLAG (HC) CONTAINS 1

	Ρ	ROM	U7	PROI	4 U8		F	PROM	02				F	ROM	U 5					PRO	1 U6			F	PROM U4	
	•			•	•	•					•	,						•						•	71	٧
R	F0	FI	FGP	IMB	RGP	DOE	 IRW	ADL	 FRW	 ED1	KS	IER	SWPA	NC2	NC1	 CCR	 EXT	RRE	 LD2	 SJM	IST	DBY	CS	LD	AC	*

* * ADDR	F0	FI	FGP	IMB	RGP	DOE	IRW	ADL	FRW	ED1	KS	IER	SWPA	NC2	NC1	CCR	EXT	RRE	LD2	SJM	IST	DBY	CS	LD	AC	*	COMMENTS
*				TRE	REE						 KØ			NC2									AN		JCC(171)	 41:	עזמ
(171H)			CSR	101	RØØ		IRW				K1			1102	NC1		EXT						AN		JCR(170		DIY
(170H)	-	ce7			RCC		11/14				K1		NSTAT		NC1		EVI						AN		JCR(174		
	_	30.4													MUL												CHICTS
(174H)			ILR		R00						K1		NSTAT									660	NAN		JCR(172)		(SHIET)
(172H)			ALR		R00						KØ		NSTAT									DBY			JCR(175)		
(175H) *	:FF1	STC	ALR		RCC						KØ		nstat	NC2	NC1								AN		JZF(162) (TO 162		(ROW=16) R 163)
(162H) *	:FF0	STZ	SRA		REE						K1		NSTAT	NC2									CN		JFL(172) (TO 17)		(ROW=17)
(173H)	:FF0		ILR		RCC						K1		NSTAT										AN		JCR(176		
(176H)	:FF1		ADR		R00						ΚØ		NSTAT		NC1								AN		JCR(174	1); ((TO 174)
(163H)	:FFC		ALR		R00						KØ		NSTAT	NC2									AN		JCR(164	ΗD;	
(164H) *	:FF0		ILR		RCC						K1		NSTAT										NAN		JCF (152) (TO 153		(ROM=15) R 153)
(153H)	FF1		ADR		R00						ΚØ		NSTAT		NC1								AN	•	JCR(152)	d);	
(152H)	FF1		LDI		REE						KND		NSTAT								IST		AN		JZR06;		
*	FF0	HCZ	-	IFF	-	1	1	1	1	ED2	_	1	MEMR	1	1	1	1	1	1	1	1	1		0	1′5	;	DEFRULTS

SIGNETICS HEADOUARTERS

811 East Arques Avenue Sunnyvale, California 94086 Phone: (408) 739-7700

AI ARAMA

Huntsville Phone: (205) 533-4540

ARIZONA

Phoenix Phone: (602) 971-2517

CALIFORNIA

Inglewood Phone: (213) 670-1101

Irvine Phone: (714) 833-8980 (213) 924-1668

San Diego Phone: (714) 560-0242

Sunnyvale Phone: (408) 736-7565

COLORADO

Parker Phone: (303) 841-3274

FLORIDA

Pompano Beach Phone: (305) 782-8225

SIDMILLI

Rolling Meadows Phone: (312) 259-8300

Noblesville Phone: (317) 773-6770

KANSAS

Wichita Phone: (316) 683-6035

MARYLAND

Columbia Phone: (301) 730-8100

MASSACHUSETTS

Woburn Phone: (617) 933-8450

MINNESOTA

Edina Phone: (612) 835-7455 NEW JERSEY

Cherry Hill Phone: (609) 665-5071

Piscataway Phone: (201) 981-0123

NEW YORK

Wappingers Falls Phone: (914) 297-4074

Woodbury, L.I. Phone: (516) 364-9100

OHIO

Worthington Phone: (614) 888-7143

TEXAS

Ballas Phone: (214) 661-1296

REPRESENTATIVES

ARIZONA

Phoenix Chaparral-Dorton Phone: (602) 263-0414

CALIFORNIA

San Diego Mesa Engineering Phone: (714) 278-8021

Sherman Oaks Astralonics Phone: (213) 990-5903

CANADA

Calgary, Alberta Philips Electronics

Industires Ltd. Phone: (403) 243-7737

Montreal, Quebec Philips Electronics Industries Ltd. Phone: (514) 342-9180

Ottawa, Ontario Philips Electronics Industries Ltd. Phone: (613) 237-3131

Scarborough, Ontario Philips Electronics Industries Ltd. Phone: (416) 292-5161

Vancouver, B.C. Philips Electronics Industries Ltd. Phone: (604) 435-4411

COLORADO Denver Barnhill Five, Inc. Phone: (303) 426-0222

CONNECTICUT Newtown Kanan Associates Phone: (203) 426-8157

FLORIDA Altamonte Springs

Semtronic Associates Phone: (305) 831-8233 Largo Semtronic Associates Phone: (813) 586-1404

ILLINOIS

Chicago L-Tec Inc. Phone: (312) 286-1500

KANSAS Lenexa Buckman & Associates Phone: (913) 492-8470

MARYLAND

Glen Burni Microcomp, Inc. Phone: (301) 761-4600 MASSAUHUSETTS

Reading Kanan Associates Phone: (617) 944-8484 MICHIGAN

Bloomfield Hills Enco Marketing Phone: (313) 642-0203 MINNESOTA

Edina Mel Foster Tech. Assoc. Phone: (612) 835-2254 MISSOURI

St. Charles Buckman & Associates Phone: (314) 724-6690

NEW JERSEY

Haddonfield Thomas Assoc., Inc. Phone: (609) 854-3011 NEW MEXICO

Albuquerque The Staley Company, Inc. Phone: (505) 821-4310/11

NEW YORK

Ithaca Bob Dean, Inc. Phone: (607) 272-2187 NORTH CAROLINA

Cary Montgomery Marketing Phone: (919) 467-6319 оню

Centerville Norm Case Associates Phone: (513) 433-0966

Fairview Park Norm Case Associates Phone: (216) 333-4120

OREGON **Portland**

Western Technical Sales Phone: (503) 297-1711

TEXAS

Dallas Cunningham Company Phone: (214) 233-4303

Cunningham Company Phone: (713) 461-4197

HATU West Bountiful Barnhill Five, Inc. Phone: (801) 292-8991 WASHINGTON

Bellevue Western Technical Sales Phone: (206) 641-3900 WISCONSIN Greenfuld

L-Tec, Inc. Phone: (414) 545-8900

DISTRIBUTORS

ALABAMA

Huntsville Hamilton/Avnet Electronics Phone (205) 533-1170

ARIZONA

Phoenix Hamilton/Avnet Electronics Phone: (602) 275-7851 Liberty Electronics Phone: (602) 257-1272

CALIFORNIA Costa Mesa Schweber Electronics Phone: (714) 556-3880-Culver City

Hamilton Electro Sales Phone: (213) 558-2173

El Segundo Liberty Electronics Phone: (213) 322-8100 Mountain View Elmar Electronics Phone: (415) 961-3611

Hamilton/Avnet Electronics Phone: (415) 961-7000 San Diego Hamilton/Avnet Electronics Phone: (714) 279-2421

Liberty Electronics Phone(714) 565-9171

Sunnyvale Intermark Electronics Phone: (408) 738-1111 CANADA

Downsview, Ontario Cesco Electronics Phone: (416) 661-0220

Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432

Montreal, Quebec Cesco Electronics Phone: (514) 735-5511 Zentronics Ltd. Phone: (514) 735-5361

Ottawa, Ontario Hamilton/Avnet Electronics Phone: (613) 226-1700

Zentronics Ltd. Phone: (613) 238-6411 Toronto, Ontario Zentronics Ltd. Phone: (416) 789-5111

Vancouver, B.C. Bowtek Electronics Co., Ltd. Phone: (604) 736-1141 Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443

COLORADO Commerce City Elmar Electronics Phone: (303) 287-9611 Hamilton/Avnet Electronics Phone: (303) 534-1212 CONNECTICUT

Danbury Schweber Electronics Phone: (203) 792-3500

Georgetown Hamilton/Avnet Electronics Phone: (203) 762-0361

Hamden Arrow Electronics Phone: (203) 248-3801 FINRIDA

Ft. Lauderdale Arrow Electronics Phone: (305) 776-7790 Hamilton/Avnet Electronics Phone: (305) 971-2900

Hollywood Schweber Electronics Phone: (305) 922-4506

Orlando Hammond Electronics Phone: (305) 241-6601

GEORGIA

Atlanta Schweber Electronics Phone: (404) 449-9170

Norcross Hamilton/Avnet Electronics Phone: (404) 448-0800 II LANDIS

Elk Grove Schweber Electronics Phone: (312) 593-2740

Elmhurst Semiconductor Specialists Phone: (312) 279-1000

Schieler Park
Hamilton/Avnet Electronics
Phone: (312) 671-6082

INDIANA Indianapolis Semiconductor Specialists Phone: (317) 243-8271

KANSAS

Lenexa Hamilton/Avnet Electronics Phone: (913) 888-8900

MARYLAND Baltimore Arrow Electronics Phone: (301) 247-5200

Gaithersburg Pioneer Washington Electronics Phone: (301) 948-0710

Hanover Hamilton/Avnet Electronics Phone: (301) 796-5000 Rockville

Schweber Electronics Phone: (301) 881-2970 MASSACHUSETTS

Waltham Schweber Electronics Phone: (617) 890-8484 Woburn Arrow Electronics Phone: (617) 933-8130

Hamilton/Avnet Electronics Phone: (617) 933-8000 MICHIGAN

Farmington Semiconductor Specialists Phone: (313) 478-2700

Livonia Hamilton/Avnet Electronics Phone: (313) 522-4700

Troy Schweber Electronic Phone: (313) 583-9242 MINNESOTA Eden Prairie Schweber Electronics Phone: (612) 941-5280

Hamilton/Aynet Electronics Phone: (612) 941-380

Minneanolis Semiconductor Specialists Phone: (612) 854-8841 MISSOURI

Hazelwood Hamilton/Avnet Electronics Phone: (314) 731-1144

NEW MEXICO Albuquerque Hamilton/Avnet Electronics Phone: (505) 765-1500

NEW YORK Buffalo Summit Distributors Phone: (716) 884-3450

East Syracuse Hamilton/Avnet Electronics Phone: (315) 437-2642 Farmingdale, L.I. Arrow Electronics Phone: (516) 694-6800

Johnson City Wilshire Electronics Phone: (607) 797-1236

Rochester Hamilton/Avnet Electronics Phone: (716) 442-7820 Schweber Electronics Phone (716) 461-4000

Westbury, L.I. Hamilton/Avnet Electronics Phone: (516) 333-5800 Schweber Electronics Phone: (516) 334-7474

NORTHERN NEW JERSEY Cedar Grove Hamilton/Avnet Electronics Phone: (201) 239-0800

Saddlebrook Arrow Electronics Phone: (201) 797-5800 SOUTHERN NEW JERSEY AND PENNSYLVANIA

Cherry Hill, N.J. Milgray-Delaware Valley Phone: (609) 424-1300

Moorestown, N.J. Arrow/Angus Electronics Phone: (609) 235-1900 Mt. Laurel, N.J. Hamilton/Avnet Electronics Phone: (609) 234-2133

CENTRAL NEW JERSEY AND PENNSYLVANIA Somerest, N.J. Schweber Electronics Phone: (201) 469-6008

Horsham, PA Schweber Electronics Phone: (215) 441-0600 NORTH CAROLINA

Greensboro Hammond Electronics Phone: (919) 275-6391 Pioneer Electronics Phone: (919) 273-4441 OHIO

Beechwood Schweber Electronics Phone: (216) 464-2970 Cleveland Arrow Electronics Phone: (216) 464-2000 Hamilton/Avnet Electronics Phone: (216) 461-1400

Pioneer Standard Electronics Phone: (216) 587-3600 Dayton Arrow Electronics Phone: (513) 253-9176 Hamilton/Avnet Electronics Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900 **TEXAS**

Dallas Component Specialists Phone: (214) 357-6511 Hamilton/Avnet Electronics Phone: (214) 661-8204 Schweber Electronics Phone: (214) 661-5010

Houston Component Specialists Phone: (713) 771-7237 Hamilton/Avnet Electronics Phone: (713) 780-1771 Schweber Electronics Phone: (713) 784-3600

UTAH Sait Lake City Alta Electronics Phone: (801) 486-7227 Hamilton/Avnet Electronics Phone: (801) 262-8451

WASHINGTON Bellevue Hamilton/Avnet Electronics Phone: (206) 746-8750

Seattle Liberty Electronics Phone: (206) 763-8200 FOR SIGNETICS PRODUCTS

WORLDWIDE ARGENTINA Fapesa I.y.C. Buenos-Aires Phone: 652-7438/7478

AUSTRIA Osterreichische Philips

Wien Phone: 93 26 11 AUSTRALIA Philips Industries-ELCOMA Lane-Cove N.S.W. Phone: 421261

REI GIUM M.B.L.E. Brussels Phone: 523 00 00

BRAZIL Ibrape, S.A. Sao Paulo Phone: 287-7144 CANADA Philips Electron Devices

Toronto Phone: 425-5161 CHILE Philips Chilena S.A. Santiago Phone: 39-4001

GENMARK Miniwatt A/S Kobenhavn Phone: (01) 69 16 22 FINLAND

Oy Philips Ab Helsinki Phone: 1 72 71 FRANCE R.T.C. Paris Phone: 355-44-99

GERMANY Valvo Hamburg Phone: (040) 3296-1 HONG KONG Philips Hong Kong, Ltd. Kwuntong Phone: 3-427232

Semiconductors, Ltd. (REPRESENTATIVE ONLY)

Bombay Phone: 293-667

INDIA

Electronica S.A. de C.V. Mexico D.F. Phone: 533-1180 NETHERLANDS

Seoul Phone: 44-4202

INDONESIA

IRAN

ISRAFI

ITALY

JAPAN

KORFA

MEXICO

Philips S.p.A. Milano Phone: 2-6994

Jakarta Phone: 581058

Tehran Phone: 831564

Berkeh Company, Ltd.

Rapac Electronics, Ltd. Tel Aviv Phone: 477115-6-7

Signetics Japan, Ltd. Tokyo Phone: (03) 230-1521

Philips Electronics Korea, Ltd.

P.T. Philips-Ralin Electronics

Philins Nederland B V Eindhoven Phone: (040) 79 33 33

NEW ZEALAND E.D.A.C. Ltd. Wellington Phone: 873-159 NORWAY Electronica A S

Oslo Phone: (02) 15 05 90 PHILIPPINES

Philips Industrial Dev., Inc. Makata-Rizal Phone: 868951-9 SINGAPORE/MALAYSIA Philips Singapore Pte., Ltd. Toa Payoh Phone: 538811 SOUTH AFRICA

E.D.A.C. (PTY), Ltd. Johannesburg Phone: 24-6701-3 SPAIN Copresa S.A. Barcelona Phone: 329 63 12

SWEDEN

TAIWAN

Elcoma A.B. Stockholm Phone: 08/67 97 80 SWITZERLAND Philips A.G. Zurich Phone: 01/44 22 11

Philips Taiwan, Ltd. Taipei Phone: (02) 551-3101-5 THAILAND/LAOS Saeng Thong Radio, Ltd. Bangkok Phone: 527195, 519763

UNITED KINGDOM Mullard, Ltd. London Phone: 01-580 6633 UNITED STATES

Signetics International Corp. Sunnyvate, California Phone: (408) 739-7700 VENEZUELA, PANAMA. Aruba, Trinidad Industrais Venezolanas Philips S.A.

Caracas Phone: 360511/363011 March 1977



Signetics Corporation 811 East Arques Avenue Sunnyvale, California 94086 Telephone 408/739-7700